aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/simple_gemac/eth_tasks_f19.v
blob: ff3ae5407258fedfe5e78d522670186311e23f4a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
task SendFlowCtrl;
   input [15:0] fc_len;
   begin
      $display("Sending Flow Control, quanta = %d, time = %d", fc_len,$time);
      pause_time <= fc_len;
      @(posedge eth_clk);
      pause_req <= 1;
      @(posedge eth_clk);
      pause_req <= 0;
      $display("Sent Flow Control");
   end
endtask // SendFlowCtrl

task SendPacket_to_fifo19;
   input [31:0] data_start;
   input [15:0] data_len;
   reg [15:0] 	count;
   begin
      $display("Sending Packet Len=%d, %d", data_len, $time);
      count   <= 2;
      tx_f19_data <= {2'b0, 1'b0, 1'b1, data_start};
      tx_f19_src_rdy  <= 1;
      #1;
      while(count < data_len)
	begin
	   while(~tx_f19_dst_rdy)
	     @(posedge sys_clk);
	   @(posedge sys_clk);
	   //tx_f19_data[31:0] = tx_f19_data[31:0] + 32'h0101_0101;
	   count 	   = count + 4;
	   //tx_f19_data[32] <= 0;
	end
      //tx_f19_data[33] 	  <= 1;
      while(~tx_f19_dst_rdy)
	@(posedge sys_clk);
      @(posedge sys_clk);
      tx_f19_src_rdy <= 0;
   end
endtask // SendPacket_to_fifo19

/*
task Waiter;
   input [31:0] wait_length;
   begin
      tx_ll_src_rdy2 <= 0;
      repeat(wait_length)
	@(posedge clk);
      tx_ll_src_rdy2 <= 1;
   end
endtask // Waiter
*/

/*
task SendPacketFromFile_f19;
   input [31:0] data_len;
   input [31:0] wait_length;
   input [31:0] wait_time;
   
   integer count;
   begin
      $display("Sending Packet From File to LL8 Len=%d, %d",data_len,$time);
      $readmemh("test_packet.mem",pkt_rom );     

      while(~tx_f19_dst_rdy)
	@(posedge clk);
      tx_f19_data <= pkt_rom[0];
      tx_f19_src_rdy <= 1;
      tx_f19_eof     <= 0;
      @(posedge clk);
      
      for(i=1;i<data_len-1;i=i+1)
	begin
	   while(~tx_ll_dst_rdy2)
	     @(posedge clk);
	   tx_ll_data2 <= pkt_rom[i];
	   tx_ll_sof2  <= 0;
	   @(posedge clk);
//	   if(i==wait_time)
//	     Waiter(wait_length);
	end
      
      while(~tx_ll_dst_rdy2)
	@(posedge clk);
      tx_ll_eof2 <= 1;
      tx_ll_data2 <= pkt_rom[data_len-1];
      @(posedge clk);
      tx_ll_src_rdy2 <= 0;
   end
endtask
*/