1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
`define DSP_CORE_TX_BASE 128
module tx_control
#(parameter FIFOSIZE = 10)
(input clk, input rst,
input set_stb, input [7:0] set_addr, input [31:0] set_data,
input [31:0] master_time,
output underrun,
// To FIFO interface from Buffer Pool
input [31:0] rd_dat_i,
input [3:0] rd_flags_i,
input rd_ready_i,
output rd_ready_o,
// To DSP Core
output [31:0] sample,
output run,
input strobe,
// FIFO Levels
output [15:0] fifo_occupied,
output fifo_full,
output fifo_empty,
// Debug
output [31:0] debug
);
wire rd_sop_i = rd_flags_i[0]; // Unused
wire rd_eop_i = rd_flags_i[1];
wire rd_occ_i = rd_flags_i[3:2]; // Unused, should always be 0
// Buffer interface to internal FIFO
wire write_data, write_ctrl, full_data, full_ctrl;
wire read_data, read_ctrl, empty_data, empty_ctrl;
wire clear_state;
reg [1:0] xfer_state;
reg [2:0] held_flags;
localparam XFER_IDLE = 0;
localparam XFER_CTRL = 1;
localparam XFER_PKT = 2;
// Add underrun state?
always @(posedge clk)
if(rst)
xfer_state <= XFER_IDLE;
else if(clear_state)
xfer_state <= XFER_IDLE;
else
if(rd_ready_i & rd_ready_o)
case(xfer_state)
XFER_IDLE :
begin
xfer_state <= XFER_CTRL;
held_flags <= rd_dat_i[2:0];
end
XFER_CTRL :
xfer_state <= XFER_PKT;
XFER_PKT :
if(rd_eop_i)
xfer_state <= XFER_IDLE;
endcase // case(xfer_state)
wire have_data_space;
assign full_data = ~have_data_space;
assign write_data = (xfer_state == XFER_PKT) & rd_ready_i & rd_ready_o;
assign write_ctrl = (xfer_state == XFER_CTRL) & rd_ready_i & rd_ready_o;
assign rd_ready_o = ~full_data & ~full_ctrl;
wire [31:0] data_o;
wire eop_o, eob, sob, send_imm;
wire [31:0] sendtime;
wire [4:0] occ_ctrl;
/*
cascadefifo2 #(.WIDTH(33),.SIZE(FIFOSIZE)) txctrlfifo
(.clk(clk),.rst(rst),.clear(clear_state),
.datain({rd_eop_i,rd_dat_i[31:0]}), .write(write_data), .full(full_data),
.dataout({eop_o,data_o}), .read(read_data), .empty(empty_data),
.space(), .occupied(fifo_occupied) );
*/
wire have_data;
assign empty_data = ~have_data;
fifo_cascade #(.WIDTH(33),.SIZE(FIFOSIZE)) txctrlfifo
(.clk(clk),.reset(rst),.clear(clear_state),
.datain({rd_eop_i,rd_dat_i[31:0]}), .src_rdy_i(write_data), .dst_rdy_o(have_data_space),
.dataout({eop_o,data_o}), .src_rdy_o(have_data), .dst_rdy_i(read_data),
.space(), .occupied(fifo_occupied) );
assign fifo_full = full_data;
assign fifo_empty = empty_data;
shortfifo #(.WIDTH(35)) ctrlfifo
(.clk(clk),.rst(rst),.clear(clear_state),
.datain({held_flags[2:0],rd_dat_i[31:0]}), .write(write_ctrl), .full(full_ctrl),
.dataout({send_imm,sob,eob,sendtime}), .read(read_ctrl), .empty(empty_ctrl),
.space(), .occupied(occ_ctrl) );
// Internal FIFO to DSP interface
reg [2:0] ibs_state;
localparam IBS_IDLE = 0;
localparam IBS_WAIT = 1;
localparam IBS_RUNNING = 2;
localparam IBS_CONT_BURST = 3;
localparam IBS_UNDERRUN = 7;
wire [32:0] delta_time = {1'b0,sendtime}-{1'b0,master_time};
wire too_late = (delta_time[32:31] == 2'b11);
wire go_now = ( master_time == sendtime );
always @(posedge clk)
if(rst)
ibs_state <= IBS_IDLE;
else
case(ibs_state)
IBS_IDLE :
if(~empty_ctrl & ~empty_data)
ibs_state <= IBS_WAIT;
IBS_WAIT :
if(send_imm)
ibs_state <= IBS_RUNNING;
else if(too_late)
ibs_state <= IBS_UNDERRUN;
else if(go_now)
ibs_state <= IBS_RUNNING;
IBS_RUNNING :
if(strobe)
if(empty_data)
ibs_state <= IBS_UNDERRUN;
else if(eop_o)
if(eob)
ibs_state <= IBS_IDLE;
else
ibs_state <= IBS_CONT_BURST;
IBS_CONT_BURST :
if(~empty_ctrl) // & ~empty_data)
ibs_state <= IBS_RUNNING;
else if(strobe)
ibs_state <= IBS_UNDERRUN;
IBS_UNDERRUN : // FIXME Should probably clean everything out
if(clear_state)
ibs_state <= IBS_IDLE;
endcase // case(ibs_state)
assign read_ctrl = (ibs_state == IBS_RUNNING) & strobe & eop_o; // & ~empty_ctrl;
assign read_data = (ibs_state == IBS_RUNNING) & strobe & ~empty_data;
assign run = (ibs_state == IBS_RUNNING) | (ibs_state == IBS_CONT_BURST);
assign underrun = (ibs_state == IBS_UNDERRUN);
wire [7:0] interp_rate;
setting_reg #(.my_addr(`DSP_CORE_TX_BASE+3)) sr_3
(.clk(clk),.rst(rst),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(),.changed(clear_state));
assign sample = data_o;
assign debug = { {16'b0},
{ read_data, write_data, read_ctrl, write_ctrl, xfer_state[1:0],full_ctrl,empty_ctrl },
{ occ_ctrl, eop_o, clear_state, underrun} };
endmodule // tx_control
|
