1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
module adc_model
(input clk, input rst,
output [13:0] adc_a,
output adc_ovf_a,
input adc_on_a,
input adc_oe_a,
output [13:0] adc_b,
output adc_ovf_b,
input adc_on_b,
input adc_oe_b
);
math_real math ( ) ;
reg [13:0] adc_a_int = 0;
reg [13:0] adc_b_int = 0;
assign adc_a = adc_oe_a ? adc_a_int : 14'bz;
assign adc_ovf_a = adc_oe_a ? 1'b0 : 1'bz;
assign adc_b = adc_oe_b ? adc_b_int : 14'bz;
assign adc_ovf_b = adc_oe_b ? 1'b0 : 1'bz;
real phase = 0;
real freq = 330000/100000000;
real scale = 8190; // math.pow(2,13)-2;
always @(posedge clk)
if(rst)
begin
adc_a_int <= 0;
adc_b_int <= 0;
end
else
begin
if(adc_on_a)
//adc_a_int <= $rtoi(math.round(math.sin(phase*math.MATH_2_PI)*scale)) ;
adc_a_int <= adc_a_int + 3;
if(adc_on_b)
adc_b_int <= adc_b_int - 7;
//adc_b_int <= $rtoi(math.round(math.cos(phase*math.MATH_2_PI)*scale)) ;
if(phase > 1)
phase <= phase + freq - 1;
else
phase <= phase + freq;
end
endmodule // adc_model
|
