fpga/usrp2/control_lib/reset_sync.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

module reset_sync
  (input clk,
   input reset_in,
   output reg reset_out);

   reg 	      reset_int;

   always @(posedge clk or posedge reset_in)
     if(reset_in)
       {reset_out,reset_int} <= 2'b11;
     else
       {reset_out,reset_int} <= {reset_int,1'b0};
   
endmodule // reset_sync