1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
//
// Copyright 2011 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <http://www.gnu.org/licenses/>.
//
module fifo_to_wb_tb();
reg clk = 0;
reg rst = 1;
reg clear = 0;
initial #1000 rst = 0;
always #50 clk = ~clk;
reg trigger = 0;
initial #10000 trigger = 1;
wire wb_cyc, wb_stb, wb_we, wb_ack;
wire [15:0] wb_adr;
wire [15:0] wb_dat_miso, wb_dat_mosi;
reg cmd_src_rdy;
wire cmd_dst_rdy, resp_src_rdy, resp_dst_rdy;
reg [17:0] cmd;
wire [17:0] resp;
wire [17:0] resp_int;
wire resp_src_rdy_int, resp_dst_rdy_int;
fifo_to_wb fifo_to_wb
(.clk(clk), .reset(rst), .clear(clear),
.data_i(cmd), .src_rdy_i(cmd_src_rdy), .dst_rdy_o(cmd_dst_rdy),
.data_o(resp_int), .src_rdy_o(resp_src_rdy_int), .dst_rdy_i(resp_dst_rdy_int),
.wb_adr_o(wb_adr), .wb_dat_mosi(wb_dat_mosi), .wb_dat_miso(wb_dat_miso),
.wb_sel_o(), .wb_cyc_o(wb_cyc), .wb_stb_o(wb_stb),
.wb_we_o(wb_we), .wb_ack_i(wb_ack),
.triggers());
assign wb_dat_miso = {wb_adr[7:0],8'hBF};
fifo19_pad #(.LENGTH(16)) fifo19_pad
(.clk(clk), .reset(rst), .clear(clear),
.data_i(resp_int), .src_rdy_i(resp_src_rdy_int), .dst_rdy_o(resp_dst_rdy_int),
.data_o(resp), .src_rdy_o(resp_src_rdy), .dst_rdy_i(resp_dst_rdy));
// Set up monitors
always @(posedge clk)
if(wb_cyc & wb_stb & wb_ack)
if(wb_we)
$display("WB-WRITE ADDR:%h DATA:%h",wb_adr, wb_dat_mosi);
else
$display("WB-READ ADDR:%h DATA:%h",wb_adr, wb_dat_miso);
always @(posedge clk)
if(cmd_src_rdy & cmd_dst_rdy)
$display("CMD-WRITE SOF:%b EOF:%b DATA:%h",cmd[16],cmd[17],cmd[15:0]);
always @(posedge clk)
if(resp_src_rdy & resp_dst_rdy)
$display("RESP-READ SOF:%b EOF:%b DATA:%h",resp[16],resp[17],resp[15:0]);
assign wb_ack = wb_stb;
assign resp_dst_rdy = 1;
task InsertRW;
input [15:0] data_start;
input [5:0] triggers;
input [7:0] seqno;
input [15:0] len;
input [15:0] addr;
reg [15:0] data_val;
begin
data_val <= data_start;
@(posedge clk);
cmd <= {2'b01,2'b11,triggers,seqno};
cmd_src_rdy <= 1;
@(posedge clk);
cmd <= {2'b00,len};
@(posedge clk);
cmd <= {2'b00,addr};
@(posedge clk);
cmd <= {2'b00,16'd0};
@(posedge clk);
repeat (len)
begin
cmd <= {2'b00,data_val};
data_val <= data_val + 1;
@(posedge clk);
end
repeat (12-len-1)
begin
cmd <= {2'b00,16'hBEEF};
@(posedge clk);
end
cmd <= {2'b10, 16'hDEAD};
@(posedge clk);
cmd_src_rdy <= 0;
end
endtask // InsertRead
initial $dumpfile("fifo_to_wb_tb.vcd");
initial $dumpvars(0,fifo_to_wb_tb);
initial
begin
@(negedge rst);
//#10000;
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
InsertRW(16'hF00D, 6'd0, 8'hB5, 16'd7, 16'h1234);
#20000;
InsertRW(16'h9876, 6'd0, 8'h43, 16'd8, 16'hBEEF);
#20000;
InsertRW(16'h1000, 6'd0, 8'h96, 16'd4, 16'hF00D);
#20000;
InsertRW(16'h3000, 6'd0, 8'h12, 16'd10,16'hDEAD);
#20000 $finish;
end
endmodule // fifo_to_wb_tb
|
