fpga/usrp2/control_lib/bin2gray.v


1
2
3
4
5
6
7
8
9
10

module bin2gray
  #(parameter WIDTH=8)
    (input [WIDTH-1:0] bin,
     output [WIDTH-1:0] gray);

   assign 		gray = (bin >> 1) ^ bin;
   
endmodule // bin2gray