blob: 0c93da2be138db3120b809d1165ab542c9166e55 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
|
module ram16 (input clock, input write,
input [3:0] wr_addr, input [15:0] wr_data,
input [3:0] rd_addr, output reg [15:0] rd_data);
reg [15:0] ram_array [0:15];
always @(posedge clock)
rd_data <= #1 ram_array[rd_addr];
always @(posedge clock)
if(write)
ram_array[wr_addr] <= #1 wr_data;
endmodule // ram16
|
