Commits per author per week (path 'usrp2/opencores/aemb/rtl/verilog/CVS/Template')