Commits per author per week (path 'opencores/i2c/rtl/verilog')