Commits per author per week (path 'opencores/i2c/bench/verilog/wb_master_model.v')