Commits per author per week (path 'opencores/aemb/sim/verilog')