Commits per author per week (path 'fpga/usrp3/lib/xge/sim/verilog')