Commits per author per week (path 'fpga/usrp3/lib/wb_spi/bench/verilog')