Commits per author per week (path 'fpga/usrp2/opencores/spi/bench/verilog/CVS')