Commits per author per week (path 'fpga/usrp2/opencores/aemb/rtl/verilog')