aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/top
Commit message (Expand)AuthorAgeFilesLines
* hangedddddddextrnal fifo size to use full NoBL SRAMianb2010-08-251-1/+1
* Corrected extfifo code so that all registers that are on SRAM signals are pac...ianb2010-08-252-37/+42
* Added a bunch of debug signals.Ian Buckley2010-08-191-4/+5
* Merge branch 'ise12_efifo_work' into efifo_mergeMatt Ettus2010-08-191-1/+2
|\
| * Regenerated FIFO with lower trigger level for almost full flag to reflect log...Ian Buckley2010-08-191-1/+2
* | Merge branch 'features' into ise12_efifo_mergeMatt Ettus2010-08-162-3/+6
|\ \
| * | added compat number to usrp2 readback muxJosh Blum2010-08-091-2/+5
| * | makefile dependency fix for second expansionJosh Blum2010-08-091-1/+1
* | | Matt's attempt at mergingMatt Ettus2010-08-161-27/+23
|\| |
| * | connect the demuxMatt Ettus2010-07-281-1/+1
| * | fix a typoMatt Ettus2010-07-281-1/+1
| * | tx error packets now muxed into the ethernet stream back to the hostMatt Ettus2010-07-281-27/+22
* | | Merge branch 'ise12' into ise12_efifo_workMatt Ettus2010-08-161-8/+9
|\| | | |/ |/|
| * move declaration ahead of useMatt Ettus2010-07-191-5/+5
| * put run_tx and run_rx on the displayed LEDsMatt Ettus2010-07-191-3/+4
* | External FIFO tested in simulation and on USRP2 from decimation 64->8 with cu...Ian Buckley2010-07-315-140/+227
|/
* Merge branch 'master' into ise12Matt Ettus2010-06-181-1/+2
|\
| * proper dependency tracking for the makefileMatt Ettus2010-06-181-1/+2
* | barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but allMatt Ettus2010-06-142-52/+51
|/
* new make works on ise12Matt Ettus2010-06-141-1/+7
* produces good bin filesMatt Ettus2010-06-114-57/+31
* first attempt at cleaning up the build systemMatt Ettus2010-06-104-414/+149
* get rid of debug stuff to help timingMatt Ettus2010-06-081-7/+16
* move u2_core into u2_rev3 directory to simplify directory structure and save ...Matt Ettus2010-06-085-46/+2
* report ise version in buildMatt Ettus2010-06-071-1/+1
* proper name for directoryMatt Ettus2010-06-071-1/+1
* name build directory with ISE version nameMatt Ettus2010-06-071-1/+1
* non-udp uses a different address for the tx dsp coreMatt Ettus2010-05-271-1/+1
* manual merge to use localparams from udp versionMatt Ettus2010-05-271-4/+23
* from UDP branch, changed names because I want these separate from the non-udp...Matt Ettus2010-05-272-0/+1138
* new files from udp branch added to main MakefileMatt Ettus2010-05-271-1/+19
* Merge branch 'udp' into master_merge_take2Matt Ettus2010-05-271-1/+1
|\
| * Merge branch 'master' into udpMatt Ettus2010-05-181-9/+9
| |\ | |/ |/|
* | get rid of some warnings by declaring setting reg widthMatt Ettus2010-05-181-8/+8
* | settings bus to dsp_clk now uses clock crossing fifoMatt Ettus2010-05-162-8/+15
| * ignoresMatt Ettus2010-05-181-1/+1
| * Merge branch 'master' into udp, removes u2_rev1, rev2Matt Ettus2010-05-1310-2076/+0
| |\ | |/ |/|
* | remove files for old prototypes, they were confusing peopleMatt Ettus2010-05-1310-2076/+0
| * move dsp settings regs to reclocked setting bus. Works, gets us to within 18...Matt Ettus2010-05-122-12/+19
| * Merge branch 'master' into udpMatt Ettus2010-05-111-1/+1
| |\ | |/ |/|
* | remove port which is no longer thereMatt Ettus2010-05-111-1/+1
| * Merge branch 'corgan_fixes' into udp_corganMatt Ettus2010-04-263-4/+15
| |\ | |/ |/|
* | Update config to all eight clock buffers to be used.Johnathan Corgan2010-03-291-1/+1
* | Added timing constraint for Wishbone clock/dsp_clock skewJohnathan Corgan2010-03-291-0/+2
* | Cut debug bus connection to etherenet MAC to make closing timing easierIan Buckley2010-02-241-2/+7
* | Manually assign clk_fpga to BUFG to improve timingJohnathan Corgan2010-02-231-1/+5
* | Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-2241-0/+8275
/
* moved fifos around, now easier to see where they are and how bigMatt Ettus2010-03-251-10/+23
* bigger fifo on UDP TX path, to possibly fix overruns on decim=4Matt Ettus2010-03-241-2/+11
* pps and vita time debug pinsMatt Ettus2010-03-231-3/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 00:57:28 +0000