| Commit message (Expand) | Author | Age | Files | Lines |
* | invert led signals because they are active low | Matt Ettus | 2010-11-09 | 1 | -1/+1 |
* | duh | Matt Ettus | 2010-11-04 | 1 | -1/+1 |
* | watch the ethernet chip select on our debug bus | Matt Ettus | 2010-09-23 | 1 | -2/+3 |
* | updated pins to match rev2, removed dip switch, etc. seems to compile ok. | Matt Ettus | 2010-09-09 | 1 | -4/+4 |
* | add register to tell host about compatibility level and which image we are using | Matt Ettus | 2010-08-30 | 1 | -5/+14 |
* | move declaration to make loopback compile | Matt Ettus | 2010-08-27 | 1 | -1/+2 |
* | no need for protocol headers since we're not doing ethernet | Matt Ettus | 2010-08-24 | 1 | -1/+1 |
* | match the signal names in this design | Matt Ettus | 2010-08-23 | 1 | -3/+3 |
* | debug pins cleanup | Matt Ettus | 2010-08-23 | 1 | -3/+3 |
* | properly integrate the new tx chain | Matt Ettus | 2010-08-19 | 1 | -31/+27 |
* | attach run_tx and run_rx to leds | Matt Ettus | 2010-08-17 | 1 | -1/+1 |
* | connect atr | Matt Ettus | 2010-08-17 | 1 | -1/+1 |
* | connect the setting reg to the real clock and reset | Matt Ettus | 2010-08-11 | 1 | -1/+1 |
* | enlarge loopback fifo | Matt Ettus | 2010-08-10 | 1 | -4/+1 |
* | make loopback compile | Matt Ettus | 2010-07-14 | 1 | -0/+3 |
* | added ability to clear out fifos of tx and rx. | Matt Ettus | 2010-06-17 | 1 | -12/+21 |
* | debug pins | Matt Ettus | 2010-06-10 | 1 | -3/+6 |
* | much bigger fifos | Matt Ettus | 2010-06-10 | 1 | -2/+2 |
* | proper overrun, underrun connections, debug pins. | Matt Ettus | 2010-06-10 | 1 | -4/+8 |
* | debug pins | Matt Ettus | 2010-06-08 | 1 | -1/+2 |
* | remove double declaration | Matt Ettus | 2010-06-06 | 1 | -1/+1 |
* | use same version as usrp2-udp, so regs are same place in memory map | Matt Ettus | 2010-06-01 | 1 | -1/+1 |
* | connect the rx run lines so it doesn't get optimized out | Matt Ettus | 2010-06-01 | 1 | -1/+4 |
* | assign addresses for the settings regs | Matt Ettus | 2010-06-01 | 1 | -5/+6 |
* | vita49 tx and rx added in, all sample rates now at main system clock rate. | Matt Ettus | 2010-06-01 | 1 | -75/+129 |
* | send bigger packets to reduce cpu load | Matt Ettus | 2010-05-20 | 1 | -2/+2 |
* | put over/underrun on debug bus, remove high order address bits | Matt Ettus | 2010-05-20 | 1 | -1/+2 |
* | Merge branch 'u1e' of ettus.sourcerepo.com:ettus/fpgapriv into u1e | Matt Ettus | 2010-05-20 | 1 | -4/+2 |
|\ |
|
| * | better debug pins | Matt Ettus | 2010-05-17 | 1 | -6/+4 |
* | | combined timed and crc cases. fifo pacer produces/consumes at a fixed rate | Matt Ettus | 2010-05-20 | 1 | -34/+23 |
|/ |
|
* | moved fifos into gpmc_async, reorganized top level a bit, added in crc packet... | Matt Ettus | 2010-05-12 | 1 | -22/+39 |
* | proper signal level for 24 bit data | Matt Ettus | 2010-05-10 | 1 | -2/+7 |
* | added DAC output pins, and a sine wave generator to test them | Matt Ettus | 2010-05-04 | 1 | -2/+43 |
* | separate timed tx and rx instead of loopback | Matt Ettus | 2010-04-28 | 1 | -3/+51 |
* | send bus error to debug pins | Matt Ettus | 2010-04-26 | 1 | -2/+4 |
* | Pass previously unused GPIOs to debug pins to help debug interrupts | Matt Ettus | 2010-04-24 | 1 | -4/+2 |
* | added pps and time capability | Matt Ettus | 2010-04-15 | 1 | -2/+16 |
* | access frame length regs from wishbone | Matt Ettus | 2010-04-15 | 1 | -6/+14 |
* | async gpmc progress | Matt Ettus | 2010-04-15 | 1 | -16/+18 |
* | added in a loopback fifo | Matt Ettus | 2010-04-14 | 1 | -4/+11 |
* | replaced ram interface with a fifo interface. still need to do rx side | Matt Ettus | 2010-04-12 | 1 | -39/+7 |
* | added 16-bit wide atr controller | Matt Ettus | 2010-04-01 | 1 | -32/+43 |
* | connect up the 16 bit spi core | Matt Ettus | 2010-03-26 | 1 | -3/+3 |
* | connect 2 clock gen controls and 3 status pins to the wishbone so they can be... | Matt Ettus | 2010-03-26 | 1 | -3/+17 |
* | connected spi pins, but the spi core still needs to be redone for 16 bit inte... | Matt Ettus | 2010-03-25 | 1 | -7/+5 |
* | debug pins | Matt Ettus | 2010-02-25 | 1 | -2/+3 |
* | gpmc debug pins | Matt Ettus | 2010-02-25 | 1 | -3/+6 |
* | loopback and test | Matt Ettus | 2010-02-25 | 1 | -2/+32 |
* | First cut at passing data buffers around on GPMC bus | Matt Ettus | 2010-02-25 | 1 | -6/+14 |
* | use our fancy new debug ports | Matt Ettus | 2010-02-23 | 1 | -0/+3 |