aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/sdr_lib
Commit message (Expand)AuthorAgeFilesLines
* dsp_rework: handle longer headersMatt Ettus2012-01-311-2/+8
* dsp rework: finished engine HEADER_OFFSET stuff, add post_engine_bufferingJosh Blum2012-01-301-5/+5
* dsp rework: work on 8 to 16 engine (usrp2 ok)Josh Blum2012-01-301-24/+25
* dsp_engine: work with transport headerMatt Ettus2012-01-301-16/+14
* dsp rework: integrated dspengine_8to16, some tweaksJosh Blum2012-01-302-4/+6
* dsp: 8 to 16 bit conversion for tx side. believed to be functionalMatt Ettus2012-01-291-0/+194
* dsp rework: increase the number of effective bits in the duc scale factorJosh Blum2012-01-281-1/+1
* dsp rework: moved scale and round into ddc chainJosh Blum2012-01-283-37/+45
* dsp rework: integrated custom dsp module shellsJosh Blum2012-01-272-15/+34
* dsp rework: implemented dsp changes for other top levelsJosh Blum2012-01-272-2/+2
* dsp rework: renamed dsp signals for frontend IOJosh Blum2012-01-272-19/+22
* dsp rework: u2_core test implementationJosh Blum2012-01-267-414/+17
* need more umph out of correction valuesJosh Blum2011-11-102-4/+4
* dsp: remove warningsMatt Ettus2011-11-042-4/+6
* dsp: make rounding a single bit work againMatt Ettus2011-10-261-5/+13
* dsp: new rounding. more complex, but better propertiesMatt Ettus2011-10-262-3/+80
* dsp_engine: don't use SD rounding in 8 bit mode, so we can have a flat noise ...Matt Ettus2011-10-262-4/+5
* dsp_engine: trailer change to fit standardMatt Ettus2011-10-261-2/+2
* dspengine: insert into the rx chainMatt Ettus2011-10-261-0/+3
* dsp_engine: new way of doing DSP operations on VITA packets. Example does 16...Matt Ettus2011-10-264-3/+343
* dsp: ability to set rx dc offset to a fixed valueMatt Ettus2011-10-261-1/+2
* dsp: slow down the time constant of the DC offset correction by a factor of 1...Matt Ettus2011-08-261-1/+1
* usrp2: reconnect frontend calibration, timing meetsJosh Blum2011-08-262-2/+2
* dsp: clear cic_decim when not enabledMatt Ettus2011-08-151-4/+4
* dsp: allow tx iq balance to be removed at compile timeMatt Ettus2011-07-281-23/+38
* dsp: option to remove iq compensation at compile timeMatt Ettus2011-07-281-35/+40
* dsp: reduce bitwidth to help timingMatt Ettus2011-07-191-4/+6
* dsp: reset the interpolator when the rate changes, to prevent oscillationMatt Ettus2011-07-191-7/+8
* u1p/u1e: cleanup some warnings, connect the correct clocksMatt Ettus2011-06-161-1/+1
* u1e-dsp: attach tx dc offset and iq balanceMatt Ettus2011-06-141-4/+5
* dsp: implement iqbal on txMatt Ettus2011-06-122-30/+35
* dsp: remove unused setting regMatt Ettus2011-06-081-4/+0
* dsp: added tx_frontend, instantiated in u2/u2pMatt Ettus2011-06-083-19/+59
* dsp: small_hb_dec now 24 bits wide as wellMatt Ettus2011-06-082-39/+38
* dsp: do everything at 24 bits wideMatt Ettus2011-06-085-120/+204
* dsp: pass 24 bit wide signals between frontend and dsp core.Matt Ettus2011-06-082-8/+12
* dsp: clip in hb_dec to prevent the rare overflow with certain frequencies at ...Matt Ettus2011-06-082-6/+19
* dsp: add guard bit to top of cordic to allow clipping on output instead of wr...Matt Ettus2011-06-081-5/+9
* dsp: fix off-by-one error in timing of hb_decMatt Ettus2011-06-081-1/+1
* dsp: register hb outputMatt Ettus2011-06-084-293/+15
* dsp: no need to keep all the low order bits from the accumulatorMatt Ettus2011-06-081-2/+2
* dsp: increase gain of small_hb_dec because it used to scale down by factor of...Matt Ettus2011-06-082-5/+9
* dsp: use round_sd in small_hb_decMatt Ettus2011-06-081-3/+6
* dsp: reorganized scaling and rounding, removed multipliers (will put back in ...Matt Ettus2011-06-083-49/+46
* dsp: testbenches for dsp blocksMatt Ettus2011-06-082-0/+113
* dsp: tx_dcoffset, not integrated yetMatt Ettus2011-06-081-0/+26
* dsp: add resets for simulation purposesMatt Ettus2011-06-081-4/+4
* dsp: do proper rounding at the end of dsp chainMatt Ettus2011-06-081-1/+1
* dsp: reworked muxes on rxMatt Ettus2011-06-082-22/+31
* dsp: more typosMatt Ettus2011-06-081-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 22:59:42 +0000