uhd - Ettus' UHD Repository

	Commit message (Expand)	Author	Age	Files	Lines
*	zpu: added a zpu + wishbone opencore and integrated into top level	Josh Blum	2010-12-06	9	-0/+1536
*	reverting part of the reversion of the spi settings.	Matt Ettus	2010-11-10	1	-2/+2
*	u2p needs the bigger regs for some reason	Matt Ettus	2010-11-10	1	-4/+4
*	need to enable both 16 and 32 bit spi interfaces -- 16 used in u1e, 32 in u2 ...	Matt Ettus	2010-11-10	1	-0/+1
*	Merge branch 'u1e' into merge_u1e	Matt Ettus	2010-11-10	7	-119/+292
\|\
\| *	Merge branch 'master' into u1e_newbuild	Matt Ettus	2010-06-14	1	-0/+27
\| \|\
\| * \	Merge branch 'ise12_exp' into u1e	Matt Ettus	2010-06-01	2	-11/+21
\| \|\ \
\| \| * \|	removes the icache and pipelines the reads	Matt Ettus	2010-05-20	2	-11/+21
\| * \| \|	Merge branch 'master' into u1e_merge_with_master	Matt Ettus	2010-05-27	222	-318/+6
\| \|\\| \|
\| * \| \|	16 bit wide spi core	Matt Ettus	2010-03-27	1	-0/+182
\| * \| \|	remove timescale junk	Matt Ettus	2010-03-26	5	-21/+19
\| * \| \|	remove the #1 delay in all the regs. They just slow down sims.	Matt Ettus	2010-02-22	4	-96/+90
* \| \| \|	Fix for SPI SS > 8 bits wide	Nick Foster	2010-07-28	1	-2/+2
* \| \| \|	separate boot ram, redone memory map, connected uart	Matt Ettus	2010-07-13	1	-2/+2
* \| \| \|	barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but all	Matt Ettus	2010-06-14	2	-11/+21
\| \|_\|/ \|/\| \|
* \| \|	first attempt at cleaning up the build system	Matt Ettus	2010-06-10	1	-0/+28
\| \|/ \|/\|
* \|	added pragmas suggested by Ian Buckley to help ISE12 synthesis	Matt Ettus	2010-05-18	1	-3/+6
* \|	get rid of old CVS linkage	Matt Ettus	2010-05-18	221	-315/+0
\|/
*	Moved usrp2 fpga files into usrp2 subdir.	Josh Blum	2010-01-22	331	-0/+1515024