aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/opencores/spi/rtl/verilog
Commit message (Expand)AuthorAgeFilesLines
* remove the #1 delay in all the regs. They just slow down sims.Matt Ettus2010-02-224-96/+90
* Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-229-0/+802