aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/opencores/spi/rtl/verilog
Commit message (Expand)AuthorAgeFilesLines
* Fix for SPI SS > 8 bits wideNick Foster2010-07-281-2/+2
* get rid of old CVS linkageMatt Ettus2010-05-184-8/+0
* Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-229-0/+802