aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/opencores/i2c/rtl/verilog/timescale.v
Commit message (Expand)AuthorAgeFilesLines
* Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-221-0/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 19:20:41 +0000