aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/opencores/aemb/sim/verilog
Commit message (Expand)AuthorAgeFilesLines
* get rid of old CVS linkageMatt Ettus2010-05-184-5/+0
* Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-226-0/+535