aboutsummaryrefslogtreecommitdiffstats
path: root/usrp2/control_lib/ram_2port_mixed_width.v
Commit message (Expand)AuthorAgeFilesLines
* enable was on the wrong address pin, needs to be the highest order oneMatt Ettus2010-02-251-2/+2
* Switched xilinx primitives because they order the bits funny in the other oneMatt Ettus2010-02-251-48/+79
* ISE chokes on the pure verilog version so we use the macroMatt Ettus2010-02-251-4/+49
* first cut at making a bidirectional 2 port ram for the gpmc data interfaceMatt Ettus2010-02-231-0/+44