aboutsummaryrefslogtreecommitdiffstats
path: root/mpm/python/usrp_mpm/periph_manager/n310.py
Commit message (Expand)AuthorAgeFilesLines
* mpm: Add entries for renamed sfpsMoritz Fischer2018-02-131-1/+13
* fixup! mpm: magnesium_update_cpld.py: Add axi_bitq supportBrent Stapleton2018-02-091-1/+1
* mpm: Use prefs API for periph managerMartin Braun2018-02-081-3/+3
* mpm: n310: Return CHDR addresses as part of device_infoMartin Braun2018-02-071-0/+10
* mpm: n310: Removed superfluous importMartin Braun2018-02-071-1/+0
* mpm: Fixup for argument parsing in N310Brent Stapleton2018-02-071-3/+3
* usrp3: Changes for Vivado 2017.4Ashish Chaudhari2018-01-241-1/+1
* mpm: n310: Fix setting time source depending on clock sourceMartin Braun2018-01-221-7/+4
* n310: removed orphaned commentsBrent Stapleton2018-01-191-4/+0
* mpm: Demoted some log statements from INFO to TRACE or DEBUGMartin Braun2018-01-171-1/+1
* mpm: n310: Bump compat number to 2.0Martin Braun2018-01-161-1/+1
* mpm: n310: Refactor N3xx periph managerMartin Braun2018-01-161-20/+32
* mpm: Refactor PeriphManager classesMartin Braun2018-01-161-3/+7
* mpm: add init clock and time source from argsTrung N Tran2018-01-161-0/+4
* mpm: n310: Check all periphs for initialization statusMartin Braun2018-01-121-7/+18
* mpm: n310: Fix various bugs in sensor APIMartin Braun2018-01-121-5/+2
* mpm: Factor GPIO panel code into common moduleMartin Braun2018-01-101-255/+157
* mpm: Add code to drive the back panel LEDsMoritz Fischer2018-01-101-10/+100
* mpm: n310: Add status monitor threadMartin Braun2018-01-101-0/+46
* mpm: n310: Shuffle around location of functions for better browsabilityMartin Braun2018-01-101-37/+44
* mpm: n310: Factor out compat number checkMartin Braun2018-01-081-16/+12
* mpm: n310: Move SID re-alloc log message to right spotMartin Braun2018-01-081-0/+1
* mpm: n310: Fix setting time sourceMartin Braun2017-12-221-2/+4
* n3xx: MPM: Add FPGA build timestampAshish Chaudhari2017-12-221-11/+45
* mpm: n310: Add temp and fan sensorsMartin Braun2017-12-221-0/+43
* n310: Move SID framing all the way to n310.pyMartin Braun2017-12-221-3/+10
* mpm: n310: Set default clock source to 'internal'Martin Braun2017-12-221-1/+1
* mpm: udp xport: Bind SID addr 0 and 1 to respective SFP portsMartin Braun2017-12-221-0/+4
* mpm: adding GPS time sensorBrent Stapleton2017-12-221-0/+30
* mpm: n310: Support RevEMartin Braun2017-12-221-1/+1
* mpm: Harmonize all license headerMartin Braun2017-12-221-13/+2
* mpm: n310: add fpga compat number checkTrung N Tran2017-12-221-0/+34
* mpm: UIOs now open only when necessaryBrent Stapleton2017-12-221-29/+29
* mpm: adding GPS sensor functionsBrent Stapleton2017-12-221-0/+44
* mpm: Harmonize imports, tidy + sort modulesMartin Braun2017-12-221-9/+5
* mpm: add all time_source options and complete MB clk controlDaniel Jepson2017-12-221-10/+96
* mpm: added uio for motherboard regssugandhagupta2017-12-221-7/+47
* mpm: Factor out xport managers as own objectsMartin Braun2017-12-221-228/+21
* mpm: n310: Compile .dts files to .dtbo on updateMartin Braun2017-12-221-7/+31
* mpm: Reset periph manager on updateBrent Stapleton2017-12-221-0/+16
* mpm: PeriphManager decides and applies overlayBrent Stapleton2017-12-221-2/+14
* fpga load: Components file paths in component dictBrent Stapleton2017-12-221-9/+12
* fpga load: Atomic updating of multiple componentsBrent Stapleton2017-12-221-0/+17
* mpm: n310: Remove unused imports (linter warnings)Martin Braun2017-12-221-2/+1
* n3xx: add support for 122.88 and 153.6 MHz sample clock ratesMartin Braun2017-12-221-2/+18
* mpm: n310: Made n310.__init__() more exception-safeMartin Braun2017-12-221-1/+15
* mpm: discovery returns 'product' informationBrent Stapleton2017-12-221-1/+3
* mpm: n310: Allow Ethernet connections to both SFPsMartin Braun2017-12-221-16/+30
* mpm/mpmd: Move to request_xport()/commit_xport() architectureMartin Braun2017-12-221-110/+283
* mpm: n310: Load Liberio dispatcherMartin Braun2017-12-221-9/+39
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-31 23:45:56 +0000