aboutsummaryrefslogtreecommitdiffstats
path: root/host
Commit message (Collapse)AuthorAgeFilesLines
* pulled aux dac and adc support from microblaze, its in the host nowJosh Blum2010-04-191-12/+0
|
* added support for aux dac and adc control in hostJosh Blum2010-04-194-31/+256
|
* Merge branch 'docs' into workJosh Blum2010-04-199-102/+475
|\
| * added some documentation and links to the indexJosh Blum2010-04-191-1/+23
| |
| * added usrp2 networking notes, tweaked style and buildJosh Blum2010-04-183-7/+89
| |
| * Created a docs directory to house restructured text documentation.Josh Blum2010-04-189-103/+370
| | | | | | | | | | Moved doxygen build rules into the docs build directory. Created rst docs for building and burning usrp2.
| * updated readmeJosh Blum2010-04-161-1/+3
| |
* | moved come common register generation code into common.pyJosh Blum2010-04-165-141/+71
| |
* | moved spi and i2c api into serial.hpp, its used for more than the dboard ↵Josh Blum2010-04-169-34/+80
|/ | | | interfacing
* added automatic ref source enumJosh Blum2010-04-162-0/+2
|
* forgot an includeJosh Blum2010-04-161-0/+1
|
* RFX seems to be tuning. Added some code to dsp to check for valid range.Josh Blum2010-04-162-58/+73
|
* work on rfx registersJosh Blum2010-04-152-13/+81
|
* work on tuning rfx tx and rx LOsJosh Blum2010-04-141-27/+75
|
* removed some windows warningsJosh Blum2010-04-143-7/+7
|
* Added gain control to rfx. Switched string constants to caps (gains, ↵Josh Blum2010-04-145-25/+55
| | | | | | antennas, subdevs). Made dboard interface for aux dac and adc use volts.
* work on atr bits in rfx boardJosh Blum2010-04-141-11/+21
|
* removed clock rate prop, we dont need to expose that since ticks are in nsecsJosh Blum2010-04-144-10/+0
|
* renamed dxc to dsp for tune resultJosh Blum2010-04-144-8/+8
|
* renamed dboard interface to dboard iface, the lengthy name was getting to be ↵Josh Blum2010-04-1410-68/+68
| | | | a burden
* work on rfx atr regsJosh Blum2010-04-131-1/+30
|
* Created a usrp2 interface class with the control, spi, peek/poke functionality.Josh Blum2010-04-1312-222/+378
| | | | Its used in all the implementation level code
* added adc and dac clock enablesJosh Blum2010-04-131-2/+34
|
* Moved ad9777 control 100% on to the hostJosh Blum2010-04-132-4/+29
|
* added ad9777 register mapJosh Blum2010-04-132-0/+208
|
* added more clock config, takes care of external referenceJosh Blum2010-04-134-1/+61
|
* Moved clock control into abstraction clock control class.Josh Blum2010-04-137-37/+167
|
* Merge branch 'master' of git@ettus.sourcerepo.com:ettus/uhd into usrp2Josh Blum2010-04-133-51/+72
|\
| * Merge branch 'master' of git@ettus.sourcerepo.com:ettus/uhdJosh Blum2010-04-132-49/+0
| |\
| | * forgot dangling fileJosh Blum2010-04-132-49/+0
| | |
| * | added reqs and build instructions to readmeJosh Blum2010-04-131-2/+72
| |/
* | controlling dboard clock enables from hostJosh Blum2010-04-123-20/+57
| |
* | reg map for ad9510Josh Blum2010-04-122-0/+220
| |
* | merged unit type and gpio bank for dboard interface into one type, expanded ↵Josh Blum2010-04-125-85/+98
| | | | | | | | dboard clock config api
* | Merge branch 'master' of git@ettus.sourcerepo.com:ettus/uhd into usrp2Josh Blum2010-04-122-41/+0
|\|
| * removed dummy placeholderJosh Blum2010-04-122-41/+0
| |
* | moved spi transact to usrp2 impl, and removed spi readJosh Blum2010-04-125-91/+80
| |
* | Merge branch 'rfx' of git@ettus.sourcerepo.com:ettus/uhd into ioJosh Blum2010-04-1221-766/+747
|\ \ | | | | | | | | | | | | Conflicts: host/lib/usrp/usrp2/io_impl.cpp
| * | moved regs generator to ic reg maps folder, others will go there as wellJosh Blum2010-04-102-10/+4
| | |
| * | generate the register file, added lib include dirJosh Blum2010-04-093-191/+19
| | |
| * | added python+cheetah build requirement, generating vrt.cppJosh Blum2010-04-094-561/+57
| | |
| * | converted timespec to use nanoseconds for fractional partJosh Blum2010-04-0812-86/+105
| | |
| * | Reworked the spi part of the dboard interface.Josh Blum2010-04-076-151/+121
| | | | | | | | | | | | | | | | | | It turns out to be more complicated. The integer type is better for holding the bits. The edges can be different, so the spi config hold 2 edge setting for mosi and miso.
| * | added code for adf4360 chipJosh Blum2010-04-063-2/+380
| | |
| * | Merge branch 'master' of git@ettus.sourcerepo.com:ettus/uhd into rfxJosh Blum2010-04-0630-394/+1969
| |\|
| * | some work on rfx board codeJosh Blum2010-04-024-16/+303
| | |
* | | store the mtu and hdr len stuff only in the usrp2 implJosh Blum2010-04-122-12/+9
| | |
* | | Added data type conversion routines to transport api.Josh Blum2010-04-128-112/+236
| | |
* | | Created zero copy interface/framework, made use of it in usrp2 udp transport ↵Josh Blum2010-04-127-113/+223
| |/ |/| | | | | stuff.
* | GPIO tested working on usrp.Josh Blum2010-04-053-48/+39
| | | | | | | | | | Write gpio regs in 32 bit chunks. ATR regs rx side is high address.
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 15:40:39 +0000