Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | x300: Added HW rev compat number support | Ashish Chaudhari | 2015-07-18 | 2 | -12/+27 | |
| | | | | | - Added new field "revision_compat" to mb_eeprom - Enforce a revision_compat of 7 | |||||
* | x300: Added new Rev7+ X3x0 MB product codes | Ashish Chaudhari | 2015-07-18 | 2 | -2/+54 | |
| | | | | | - Added new PCIe and MB PIDs for new boards - Added an error if MB PID is invalid | |||||
* | x300: Bumped max HW rev to 8 | Martin Braun | 2015-07-16 | 1 | -1/+1 | |
| | ||||||
* | Added uhd::image_loader class and uhd_image_loader utility | Nicholas Corgan | 2015-07-15 | 6 | -8/+538 | |
| | | | | | | * Single class for loading firmware/FPGA images onto devices instead of multiple utilities * Loading functions are registered for each device, corresponding to their --args="type=foo" name * Deprecation warnings added to all product-specific image loading utilities | |||||
* | Merge branch 'maint' | Martin Braun | 2015-07-14 | 1 | -1/+0 | |
|\ | ||||||
| * | x300: Removed stray debug print | Martin Braun | 2015-07-14 | 1 | -1/+0 | |
| | | ||||||
* | | Updated compat numbers for B2x0 and X3x0 | Martin Braun | 2015-07-14 | 1 | -1/+1 | |
| | | | | | | | | | | - B2x0: FW compat number (goes with previous firmware update) - X3x0: Max HW rev number | |||||
* | | Merge branch 'maint' | Martin Braun | 2015-07-14 | 2 | -0/+11 | |
|\| | | | | | | | | | | | | | | | | | | | Conflicts: fpga-src host/CMakeLists.txt host/cmake/Modules/UHDVersion.cmake host/lib/usrp/b200/b200_impl.hpp host/lib/usrp/e300/e300_fpga_defs.hpp host/lib/usrp/x300/x300_fw_common.h | |||||
| * | x300: Added max hw rev checking | Martin Braun | 2015-07-14 | 2 | -0/+11 | |
| | | ||||||
* | | x300: Added retry mechanism to ADC capture delay self-cal | Ashish Chaudhari | 2015-07-14 | 1 | -47/+65 | |
| | | | | | | | | | | - If the self-cal fails, UHD waits for 2 sec for the ADC temp to stabilize and retries the self-cal | |||||
* | | x300: Updated pre-rev7 board delays after characterization | Ashish Chaudhari | 2015-07-14 | 1 | -3/+2 | |
| | | | | | | | | - Characterized over process and temperature | |||||
* | | x300: Fixed Windows build issue in x300_clock_ctrl | Ashish Chaudhari | 2015-07-09 | 1 | -3/+4 | |
| | | ||||||
* | | x300: Added FPGA->ADC Clock delay for rev 7+ boards | Ashish Chaudhari | 2015-07-07 | 1 | -1/+1 | |
| | | ||||||
* | | x300: Bumped FPGA compat number to 11 | Ashish Chaudhari | 2015-07-07 | 1 | -1/+1 | |
| | | ||||||
* | | x300: Added self-cal to tune ADC source-sync data delays | Ashish Chaudhari | 2015-07-07 | 3 | -50/+160 | |
| | | | | | | | | | | | | | | - Self-calibration routine steps through various values of IDELAY taps on the SS data bits to detect metastability in the capture interface and computes an ideal delay tap value - Self calibration is triggered at device creation | |||||
* | | x300: Added self-cal to tune ADC clk delay at startup | Ashish Chaudhari | 2015-07-01 | 3 | -33/+239 | |
| | | | | | | | | | | | | | | | | - Self-calibration routine steps through various values of LMK delay to detect metastability in the SSCLK -> radio_clk crossing and computes an ideal delay for the ADC clock. - Self calibration is triggered at startup if the self_cal_adc_delay device arg is specified | |||||
* | | x300: Added set/get_clock_delay to x300_clock_ctrl | Ashish Chaudhari | 2015-07-01 | 2 | -17/+244 | |
| | | | | | | | | | | | | | | - This function allows delaying divider pairs using the digital and analog delay blocks in the LMK divider - ctrl object caches delay for later retrieval - Minor fixes to LMK regmap | |||||
* | | Merge branch 'maint' | Martin Braun | 2015-06-09 | 1 | -16/+28 | |
|\| | | | | | | | | | | | | | Conflicts: host/lib/usrp/common/ad9361_ctrl.hpp host/lib/usrp/common/ad9361_driver/ad9361_device.h host/lib/usrp/e300/e300_remote_codec_ctrl.hpp | |||||
| * | x300: Updated clock rate / ref freq warnings for clarity | Martin Braun | 2015-05-22 | 1 | -16/+28 | |
| | | ||||||
* | | x300: Check FPGA compat before firmware compat | Ashish Chaudhari | 2015-04-21 | 1 | -2/+3 | |
| | | | | | | | | - The firmware is a subset of the FPGA so this order makes sense | |||||
* | | Merge branch 'master' into vivado | Ashish Chaudhari | 2015-04-21 | 4 | -340/+472 | |
|\ \ | | | | | | | | | | | | | Conflicts: host/lib/usrp/x300/x300_clock_ctrl.cpp | |||||
| * | | Merge branch 'maint' | Martin Braun | 2015-04-10 | 4 | -335/+467 | |
| |\| | ||||||
| | * | Increase command FIFO depth of N2x0 and X3x0 to 64. | michael-west | 2015-04-10 | 1 | -2/+2 | |
| | | | ||||||
| | * | X300: Change dboard clock rate to 50 MHz | michael-west | 2015-04-10 | 3 | -333/+465 | |
| | | | ||||||
* | | | Merge branch 'master' into vivado | Ashish Chaudhari | 2015-04-09 | 4 | -2/+17 | |
|\| | | ||||||
| * | | Merge branch 'maint' | Martin Braun | 2015-04-06 | 3 | -1/+16 | |
| |\| | ||||||
| | * | uhd: Add ability to get and set command time through dboard_iface. | michael-west | 2015-04-03 | 3 | -2/+17 | |
| | | | | | | | | | | | | | | | This creates a wb_iface child class called timed_wb_iface, which adds support for timed commands. | |||||
| * | | Merge branch 'maint' | Martin Braun | 2015-03-31 | 1 | -1/+1 | |
| |\| | | | | | | | | | | | | | Conflicts: host/docs/usrp_e3x0.dox | |||||
| | * | x300: Fix for Bug #714: Phase wobble across four channels on two devices | Neel Pandeya | 2015-03-30 | 1 | -1/+1 | |
| | | | | | | | | | | | | - Increased filter loop bandwith on clock control chip | |||||
* | | | Merge branch 'master' into ashish/vivado | Ashish Chaudhari | 2015-03-30 | 1 | -2/+2 | |
|\| | | ||||||
| * | | Merge branch 'maint' | Martin Braun | 2015-03-27 | 1 | -2/+2 | |
| |\| | ||||||
| | * | Warning fixes | Nicholas Corgan | 2015-03-27 | 1 | -2/+2 | |
| | | | | | | | | | | | | | | | | | | | | | * CMake now not applying C++ flags to C files * GCC 4.4: anti-aliasing rules * MSVC: narrowing, differences in subclass function parameters * Clang: uninitialized variables | |||||
* | | | Merge branch 'master' into ashish/vivado | Ashish Chaudhari | 2015-03-17 | 4 | -148/+135 | |
|\| | | ||||||
| * | | gpio: Renamed enums to avoid clash with generic, compiler-provided names | Martin Braun | 2015-03-11 | 1 | -7/+7 | |
| | | | ||||||
| * | | B200: UHD support for FPGPIO connector on REV6+ boards. | Ian Buckley | 2015-03-09 | 2 | -19/+22 | |
| | | | | | | | | | | | | | | | | | | - GPIO on UART connector all board Revs - Consolidated fpgpio_bitbang into fpgpio example and renamed it gpio - Changed FP_GPIO readback address to match X300 | |||||
| * | | Merge branch 'maint' | Martin Braun | 2015-01-12 | 1 | -8/+6 | |
| |\ \ | ||||||
| * | | | revert unnecessary change to the SR_LEDS | Brooks Prumo | 2015-01-05 | 1 | -1/+1 | |
| | | | | ||||||
| * | | | x300: support new 120 MHz bandwidth versions of the NI-branded X310s | Brooks | 2014-12-22 | 2 | -84/+102 | |
| | | | | ||||||
| * | | | Merge branch 'maint' | Martin Braun | 2014-12-16 | 2 | -2/+2 | |
| |\ \ \ | ||||||
| * | | | | x300: Fixed minor issues in X300 clk code | Ashish Chaudhari | 2014-12-05 | 1 | -2/+2 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | - Bugfix for #638 - get_ref_locked will check lock status one last time before giving up | |||||
| * | | | | x300: Made use of new CHDR packing routines | Martin Braun | 2014-12-03 | 1 | -43/+9 | |
| | | | | | ||||||
| * | | | | Merge branch 'maint' | Martin Braun | 2014-12-02 | 1 | -1/+10 | |
| |\ \ \ \ | ||||||
| * | | | | | uhd: replaced the `images_error` with a generic utility error | Ben Hilburn | 2014-11-21 | 1 | -7/+7 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Deleted images.*, moved functionality to paths.* - Applies for all devices that check FPGA or FW compat numbers - Adds generic utility search tool | |||||
* | | | | | | x300: Timing changes for the new DAC data interface | Ashish Chaudhari | 2015-03-12 | 2 | -7/+16 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Switched DAC to DCI delay bypass mode because we shift the DCI in the FPGA now - Changed LMK control to add 900ps delay to DAC clocks to be consistent with the radio_clk delay. The timing analyzer is expecting the two clocks to have a 0 deg phase diff. | |||||
* | | | | | | x300: Multiple firmware fixes for Vivado | Ashish Chaudhari | 2015-02-17 | 1 | -2/+2 | |
| |_|_|_|/ |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Refactored SFP+ hotplug handler - GigE link state comes from SFP+ status and PHY status - Multiple tracing enhancements - Bumped firmware compat number to 4 - Bumpled FPGA compat number to 10 | |||||
* | | | | | Merging new UHD_IMAGES_DIR utilities and bug fixes. | Ben Hilburn | 2015-01-27 | 1 | -7/+7 | |
| |_|_|/ |/| | | | | | | | | | | | Also includes NI-USRP Windows Registry Key fixes. | |||||
* | | | | x300: Fix for BUG #655: X300: Device Time Not Getting Set from GPSDO | michael-west | 2015-01-12 | 1 | -8/+6 | |
| |_|/ |/| | | | | | | | | - Moved setting of tick rate before setting of PPS time | |||||
* | | | e300,x300: Bumped FPGA compat number | Ashish Chaudhari | 2014-12-16 | 1 | -1/+1 | |
| | | | | | | | | | | | | | | | - X300: FPGA compat 9 - E300: FPGA compat 5 | |||||
* | | | e300,x300: Moved LED register space as not to overlap w/ GPIOs | Ashish Chaudhari | 2014-12-16 | 1 | -1/+1 | |
| |/ |/| | ||||||
* | | x300: Fixed FC window issue (was off by one) | Martin Braun | 2014-12-02 | 1 | -1/+10 | |
|/ |