| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
| |
- b200: compat 11
- b200mini: compat 2
- e300: compat 11
- x300: compat 15
|
|
|
|
|
|
| |
Compensate for headroom required to rotate a signal in
the CORDIC. Fixes some CORDIC-related clipping issues,
that reduced ENOB to 15 or 14.5 bits.
|
| |
|
|
|
|
| |
- It's status is thrown away anyway
|
|
|
|
|
|
| |
- b200: compat 10
- e300: compat 10
- x300: compat 14
|
|
|
|
|
| |
- Included list header in soft_reg header
- Fixed typo in x300_impl
|
| |
|
| |
|
|\ |
|
| |
| |
| |
| |
| |
| | |
set LibUHD to required
* If required component's dependencies aren't met, CMake will throw an error unless user specifically disables it
|
|\| |
|
| | |
|
| |
| |
| |
| | |
This preps the code for merging common registers altogether.
|
| |
| |
| |
| |
| | |
* On utility level, force user to use --args=type=foo
* In each loader, throw an error if args are ambiguous
|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
The old code used a non standard (though very common) way
to determine the size of an array.
In order to avoid warnings, pass another parameter to indicate
the size.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
|/ |
|
| |
|
| |
|
| |
|
|
|
|
| |
- Delays changed after ADC config change and FPGA fixes
|
|
|
|
|
|
| |
- radio_rst was being asserted to reset the capture iface IDELAYs but
that was excessive and had adverse effects on the rest of the radio
- Replaced radio_rst with a localized IDELAYCTRL reset
|
|
|
|
| |
This reverts commit a12b24027fe1af9ca51949f6a9333ac5451690ef.
|
|
|
|
|
|
|
|
|
|
|
| |
- The following function implementations were moved from x300_impl.cpp
to x300_adc_dac_utils.cpp
- synchronize_dacs
- self_test_adcs
- extended_adc_test
- self_cal_adc_capture_delay
- self_cal_adc_xfer_delay
- This reduces the size of the x300_impl object file
|
|
|
|
| |
- We added additional microcode to configure DCI matching,config rate,etc
|
|
|
|
|
|
|
|
| |
- The value was originally empirically determined based on self-cal
results. After the fix for uncalibrated IDELAY, the self-cal offset
data was no longer correct.
- The new delay through the ADC ensures that the self-cal nominally
pick the halfway tap of 16
|
|
|
|
|
|
|
|
|
|
|
| |
- Everytime the LMK is configured, we do the following:
- Reset all LMK regs
- Wait for LMK lock
- Reset radio_clk PLL in FPGA
- Wait for FPGA PLL to lock
- Assert radio_rst which resets downstream radio logic
- This address the intermittent self-cal failures due to uncalibrated IDELAY taps
- Bumped FPGA compat to 12
|
| |
|
|
|
|
| |
- This changed with the ADS62P44 -> ADS62P48 design change
|
| |
|
|
|
|
|
| |
- New device arg "ext_adc_self_test" triggers the test
- ext_adc_self_test=<time> runs the test for "time" seconds
|
|
|
|
|
| |
- product code, revision and revision compat errors are now exceptions
- Added recover_mb_eeprom arg to recover from a corrupt/uninitialized EEPROM
|
|
|
|
|
| |
- Added new field "revision_compat" to mb_eeprom
- Enforce a revision_compat of 7
|
|
|
|
|
| |
- Added new PCIe and MB PIDs for new boards
- Added an error if MB PID is invalid
|
| |
|
|
|
|
|
|
| |
* Single class for loading firmware/FPGA images onto devices instead of multiple utilities
* Loading functions are registered for each device, corresponding to their --args="type=foo" name
* Deprecation warnings added to all product-specific image loading utilities
|
|\ |
|
| | |
|
| |
| |
| |
| |
| | |
- B2x0: FW compat number (goes with previous firmware update)
- X3x0: Max HW rev number
|
|\|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Conflicts:
fpga-src
host/CMakeLists.txt
host/cmake/Modules/UHDVersion.cmake
host/lib/usrp/b200/b200_impl.hpp
host/lib/usrp/e300/e300_fpga_defs.hpp
host/lib/usrp/x300/x300_fw_common.h
|
| | |
|
| |
| |
| |
| |
| | |
- If the self-cal fails, UHD waits for 2 sec for the ADC temp
to stabilize and retries the self-cal
|
| |
| |
| |
| | |
- Characterized over process and temperature
|
| | |
|
| | |
|
| | |
|
| |
| |
| |
| |
| |
| |
| | |
- Self-calibration routine steps through various values of IDELAY
taps on the SS data bits to detect metastability in the capture interface
and computes an ideal delay tap value
- Self calibration is triggered at device creation
|
| |
| |
| |
| |
| |
| |
| |
| | |
- Self-calibration routine steps through various values of LMK
delay to detect metastability in the SSCLK -> radio_clk crossing
and computes an ideal delay for the ADC clock.
- Self calibration is triggered at startup if the self_cal_adc_delay
device arg is specified
|
| |
| |
| |
| |
| |
| |
| | |
- This function allows delaying divider pairs using the digital and analog
delay blocks in the LMK divider
- ctrl object caches delay for later retrieval
- Minor fixes to LMK regmap
|
|\|
| |
| |
| |
| |
| |
| | |
Conflicts:
host/lib/usrp/common/ad9361_ctrl.hpp
host/lib/usrp/common/ad9361_driver/ad9361_device.h
host/lib/usrp/e300/e300_remote_codec_ctrl.hpp
|
| | |
|