| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Change b200 refclk to 30.72MHz | Matthias P. Braendli | 2015-04-17 | 1 | -2/+2 |
| * | b200: Added variable rate SPI core for AD9361 and ADF4001 | Ashish Chaudhari | 2014-08-01 | 1 | -1/+1 |
| * | uhd: squashed support modules for usrp3 fpga cores | Josh Blum | 2013-07-19 | 1 | -0/+151 |
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |