aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/b200/b200_iface.cpp
Commit message (Expand)AuthorAgeFilesLines
* Warning fixesNicholas Corgan2015-03-271-1/+1
* b200: Updated hashing algorithm for platform consistencydcaswell2015-03-161-3/+5
* b200: Removed all AD9361 related firmwareAshish Chaudhari2014-08-121-80/+0
* Merge branch adding warning regarding MCR on the B2xx.Ben Hilburn2014-03-271-6/+24
|\
| * b200: changed ad9361 ctrl/transaction magic number 64 to macro, as it is in t...Balint Seeber2014-03-191-3/+3
| * b200: explicitly detect libusb timeoutBalint Seeber2014-03-191-8/+19
| * b200: changed ad9361 read timeout handling (kicks in when requesting master_c...Balint Seeber2014-03-191-3/+10
| * b200: throw exception when master clock rate (tick rate) is requested to be >...Balint Seeber2014-02-141-2/+2
* | b200: update FPGA loading percentage every 1% instead of 10%Nicholas Corgan2014-03-271-1/+1
* | Pulling in patch from Marcus Leech for includes and older OSes.Ben Hilburn2014-03-261-0/+6
|/
* Merging mwest's improvements to B2xx utility.Ben Hilburn2013-12-111-0/+23
* Merge of mwest's fix to the sse2_fc32_to_sc16 converter.Ben Hilburn2013-12-111-18/+19
* lib: fixed use of -> to . after switching parameter from pointer to referenceNicholas Corgan2013-12-031-1/+1
* Final merge of Balint's 'kitchen_sink' B200 fixes.Ben Hilburn2013-11-271-79/+173
* Squashed merge of Coverity fixes.Ben Hilburn2013-11-271-4/+13
* b200: fix loopback transfer timeout when operating at USB2release_003_006_001Balint Seeber2013-11-201-1/+2
* b200: check return value from control write of FPGA bitstream for short transferrelease_003_006_000Balint Seeber2013-11-191-0/+2
* b200: extra check on loopback request to determine VREQ transfer sizeBalint Seeber2013-11-191-0/+2
* b200: auto-select VREQ xfer size regardless of FW versionBalint Seeber2013-11-191-5/+13
* Merge branch 'bug182'Nicholas Corgan2013-11-191-1/+3
|\
| * BUG #182: Refactored b2xx_fx3_utils to use files from UHDMichael West2013-11-151-1/+3
* | b200: increase FPGA VREQ transfer size to 512 if operating over USB3Balint Seeber2013-11-191-3/+17
|/
* b200: firmware update changed for FPGA load workBen Hilburn2013-09-101-10/+41
* b200: increase timeout for extreme casesJosh Blum2013-07-251-1/+1
* uhd: allow for 16 bit i2c and eeprom addrsJosh Blum2013-07-241-5/+5
* b200: squashed support for b200 onto master branchJosh Blum2013-07-191-0/+561