aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/b100/io_impl.cpp
Commit message (Collapse)AuthorAgeFilesLines
* b100: squashed host code for fifo control/timed commandsJosh Blum2012-07-021-70/+2
| | | | | This uses the new b100/e100 common core and FIFO control modules. Subsequent commit will be the compatible FPGA merge.
* uhd: added async md user payload and common utilsJosh Blum2012-02-141-15/+11
|
* b100: use frame boundary to calculate frame sizeJosh Blum2012-02-141-2/+2
|
* uhd: various tweaks for compiler warns and valgrindJosh Blum2012-02-091-1/+1
|
* dsp rework: implement 64 bit ticks, no secondsJosh Blum2012-02-061-4/+4
|
* b100/e100: unify rx/tx fifo clears into oneJosh Blum2012-02-041-3/+2
|
* b100: delete some unused registers from mapJosh Blum2012-02-041-3/+0
|
* dsp rework: work on usb wrapper for smaller packets, large lutsJosh Blum2012-02-021-7/+3
|
* b100: sc8 mode not implemented errorJosh Blum2012-02-011-0/+4
|
* B100: Modified TX send size to achieve 10.7Msps.Nick Foster2012-02-011-1/+1
|
* dsp rework: account for no sid used in tx vita pktJosh Blum2012-02-011-0/+1
|
* dsp rework: tx trailer, scaling work (peak)Josh Blum2012-01-311-0/+1
|
* dsp rework: work on scaling and args parsing on RX and TX dspJosh Blum2012-01-311-9/+4
| | | | | This simplified some copy pasta in the io_impl.cpp files, and adds a place for sc8 tx mode in the tx dsp core code.
* dsp rework: implemented new scalefactor in rx dsp coreJosh Blum2012-01-311-1/+1
|
* uhd: add samples per pkt option to rx streamerJosh Blum2012-01-261-1/+2
|
* uhd: flush transport for new rx streamersJosh Blum2012-01-231-1/+1
|
* usrp: added underflow_policy to tx streamer argsJosh Blum2011-12-201-0/+1
|
* UHD will now print 'L' whenever a late packet is transmitted.Ben Hilburn2011-12-121-0/+3
| | | | | This is similiar to printing 'U' and 'S'. This functionality is not yet supported on the USRP1.
* uhd: work with stream clearingJosh Blum2011-12-051-1/+2
| | | | | | | | dont clear when using the compat device API tx clear also resets expected seqnum tx clear on usrp2 resets flow control monitor
* usrp: clear dsp when making new streamerJosh Blum2011-11-211-0/+1
|
* usrp: parse rx stream args scalarJosh Blum2011-11-051-1/+2
|
* uhd: renamed convert markup to formatJosh Blum2011-11-031-6/+4
| | | | | | | | removed convert args added simd level got orc and neon updated
* b100: performed streamer API update to b100 implJosh Blum2011-11-031-86/+136
|
* B100: reset FPGA GPIF fifos correctly so no garbage data on startupNick Foster2011-08-241-2/+3
|
* uhd: replaced boost filesystem path with fs_path in property treeJosh Blum2011-07-221-2/+2
|
* usrp: added software scale factor adjustmentJosh Blum2011-07-081-0/+2
|
* usrp: handle frontend swapping if the first subdev is QI or QJosh Blum2011-07-041-2/+4
|
* usrp: created common code to demux an rx stream (b100, e100)Josh Blum2011-07-011-44/+8
|
* usrp: added validate_subdev_spec to all io_implsJosh Blum2011-07-011-3/+3
|
* b100: figured it out, endianess was set wrongJosh Blum2011-06-301-2/+2
|
* b100: made async callback safer, other tweaks (still issues)Josh Blum2011-06-301-0/+6
|
* b100: removed old impl files, moved async processing to io implJosh Blum2011-06-291-6/+41
|
* b100: got b100 into the properties tree like usrp2Josh Blum2011-06-291-63/+92
|
* b100: support for dual dspJosh Blum2011-06-161-49/+50
|
* b100: removed usrp prefix from filesJosh Blum2011-06-151-0/+210
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 19:18:19 +0000