| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | docs: Added FPGA functional verification procedures | Jonathon Pendlum | 2017-03-01 | 1 | -0/+208 |
| * | docs: escape /* to silence doxygen while compiling | Andrej Rode | 2017-02-20 | 1 | -5/+5 |
| * | docs: add description about manual phase alignment testing for RX | Andrej Rode | 2017-01-20 | 1 | -4/+70 |
| * | docs: Added fpga testing with test benches | sugandhagupta | 2017-01-19 | 1 | -0/+66 |
| * | docs: Removed superfluous lines from RD test procs | Martin Braun | 2017-01-17 | 1 | -3/+0 |
| * | docs: Added devtest test procedure | Martin Braun | 2017-01-17 | 1 | -0/+87 |
| * | docs: Added R&D testing procedures | Martin Braun | 2016-10-27 | 1 | -0/+95 |
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |