aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/x400
Commit message (Expand)AuthorAgeFilesLines
* fpga: x400: Cleanup FPGA MakefileWade Fife2022-03-041-40/+61
* fpga: x400: Add support for DRAM with 400 MHz BWWade Fife2022-03-042-22/+24
* fpga: x400: Change AXI XB for DRAM to 512-bitWade Fife2022-03-041-106/+17
* fpga: x400: Add SPI Controller Info registerJavier Valenzuela2022-03-046-11/+156
* fpga: x400: Adjust SPI engine strobes alignmentJavier Valenzuela2022-03-044-9/+14
* fpga: x400: Set replay SEP buffers to twice MTUWade Fife2022-02-242-8/+8
* fpga: x400: Add DRAM enable macroJavier Valenzuela2022-02-101-0/+4
* fpga: x400: zbx: cpld: Bump ZBX regmap copyrightJavier Valenzuela2022-02-1011-11/+11
* fpga: x400: cpld: Bump CMI wrapper copyrightJavier Valenzuela2022-02-102-2/+2
* fpga: x400: Bump minor versionWade Fife2022-02-073-8/+8
* fpga: x400: Update rfnoc_image_core filesWade Fife2022-02-078-98/+1327
* fpga: x400: Add Replay to 100 and 200 MHz imagesWade Fife2022-02-072-36/+107
* fpga: x400: Add DRAM supportWade Fife2022-02-075-106/+1272
* fpga: x400: Set DRAM speed to 2.0 GT/sWade Fife2022-02-071-26/+26
* fpga: x400: Add axi_inter_4x64_512_bd IPWade Fife2022-02-073-0/+604
* fpga: x400: Add axi_inter_2x128_512_bd IPWade Fife2022-02-073-0/+449
* fpga: x400: cpld: Bump copyrightJavier Valenzuela2022-01-259-9/+9
* fpga: x400: Bump copyrightJavier Valenzuela2022-01-2514-14/+14
* fpga: x400: Expand PS GPIO port for DIO controlJavier Valenzuela2022-01-257-19/+58
* fpga: x400: Add SPI bus support for GPIO portsJavier Valenzuela2022-01-259-60/+1338
* fpga: x400: Add GPIO control via ATR and DB stateJavier Valenzuela2022-01-2514-199/+2932
* fpga: x400: Connect Radio Blocks to DIOJavier Valenzuela2022-01-2510-305/+626
* fpga: x400: Fix rfnoc_image_core.vh pathWade Fife2022-01-121-1/+1
* fpga: x400: cpld: Add manufacturing supportHumberto Jimenez2021-12-014-7/+27
* fpga: x400: Refactor CPLDs build processHumberto Jimenez2021-12-0133-254/+733
* x410: correct 100GbE link speedAndrew Lynch2021-11-022-2/+2
* fpga: Remove stale references to UHD_FPGA_DIRWade Fife2021-09-081-2/+1
* fpga: Set default part for sim in setupenv.shWade Fife2021-08-301-0/+4
* fpga: x400: Remove stale information in register mapHumberto Jimenez2021-07-283-9/+9
* fpga: x400: Fix x4xx_qsfp_wrapper testbenchWade Fife2021-06-221-0/+3
* x400: sim: Move testbenches to sim folderWade Fife2021-06-1713-0/+0
* fpga: Update testbenches to work in ModelSimWade Fife2021-06-173-76/+89
* fpga: x400: Add makefiles for RF testbenchesWade Fife2021-06-176-0/+209
* fpga: x400: zbx: Add support for ZBX CPLDJavier Valenzuela2021-06-1037-0/+17727
* fpga: x400: cpld: Add support for X410 motherboard CPLDMax Köhler2021-06-1042-0/+8377
* fpga: x400: Add support for X410 motherboard FPGAWade Fife2021-06-10204-0/+299632
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-02 17:33:46 +0000