| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | fpga: e31x: Change RFNoC Ctrl clock to 40 MHz | Wade Fife | 2020-08-19 | 1 | -1/+2 |
| * | fpga: e31x: Fix timeout for timekeeper registers | Wade Fife | 2020-08-19 | 1 | -180/+278 |
| * | fpga, mpm: Bump FPGA compat number | RobertWalstab | 2020-07-24 | 1 | -1/+1 |
| * | e31x: Minor cleanup on top-level e31x.v module | Martin Braun | 2020-07-18 | 1 | -3/+1 |
| * | e31x: Swap out liberio for internal Ethernet | RobertWalstab | 2020-07-16 | 1 | -54/+8 |
| * | Merge FPGA repository back into UHD repository | Martin Braun | 2020-01-28 | 1 | -0/+681 |
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |