aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/tools/scripts/viv_sim_project.tcl
Commit message (Expand)AuthorAgeFilesLines
* fpga: tools: Add contents of directories for HDL sourceWade Fife2020-05-261-4/+16
* fpga: tools: Add modelsim to make sim targetsAndrew Moch2020-03-201-14/+18
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-281-0/+149