aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/sim/rfnoc/sim_clock_gen.sv
Commit message (Expand)AuthorAgeFilesLines
* fpga: lib: Add PHASE parameter to sim_clk_genWade Fife2021-06-031-1/+3
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-281-0/+127