aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/.ci/x4xx-pr-check.yml
Commit message (Expand)AuthorAgeFilesLines
* fpga: ci: Add stages-based pipelineHumberto Jimenez2022-03-151-114/+0
* fpga: ci: Increase PR pipeline timeoutWade Fife2022-02-071-3/+3
* fpga: ci: Add build definitions for FPGA CIWade Fife2021-06-101-0/+114