aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/x400/cpld/quartus/mb_cpld.qpf
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp3/top/x400/cpld/quartus/mb_cpld.qpf')
-rw-r--r--fpga/usrp3/top/x400/cpld/quartus/mb_cpld.qpf30
1 files changed, 30 insertions, 0 deletions
diff --git a/fpga/usrp3/top/x400/cpld/quartus/mb_cpld.qpf b/fpga/usrp3/top/x400/cpld/quartus/mb_cpld.qpf
new file mode 100644
index 000000000..0e34c0ac5
--- /dev/null
+++ b/fpga/usrp3/top/x400/cpld/quartus/mb_cpld.qpf
@@ -0,0 +1,30 @@
+# -------------------------------------------------------------------------- #
+#
+# Copyright (C) 2018 Intel Corporation. All rights reserved.
+# Your use of Intel Corporation's design tools, logic functions
+# and other software and tools, and its AMPP partner logic
+# functions, and any output files from any of the foregoing
+# (including device programming or simulation files), and any
+# associated documentation or information are expressly subject
+# to the terms and conditions of the Intel Program License
+# Subscription Agreement, the Intel Quartus Prime License Agreement,
+# the Intel FPGA IP License Agreement, or other applicable license
+# agreement, including, without limitation, that your use is for
+# the sole purpose of programming logic devices manufactured by
+# Intel and sold by Intel or its authorized distributors. Please
+# refer to the applicable agreement for further details.
+#
+# -------------------------------------------------------------------------- #
+#
+# Quartus Prime
+# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
+# Date created = 13:40:17 August 15, 2019
+#
+# -------------------------------------------------------------------------- #
+
+QUARTUS_VERSION = "18.1"
+DATE = "13:40:17 August 15, 2019"
+
+# Revisions
+
+PROJECT_REVISION = "mb_cpld"