diff options
Diffstat (limited to 'fpga/usrp3/top/e31x/dts')
-rw-r--r-- | fpga/usrp3/top/e31x/dts/dma-common.dtsi | 302 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/e31x-common.dtsi | 27 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/e31x-pmu.dtsi | 29 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/e31x-sg1-fpga.dtsi | 9 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/e31x-sg1-idle-fpga.dtsi | 9 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/e31x-sg3-fpga.dtsi | 9 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/e31x-sg3-idle-fpga.dtsi | 9 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/usrp_e310_sg1_fpga.dts | 13 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/usrp_e310_sg1_idle_fpga.dts | 11 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/usrp_e310_sg3_fpga.dts | 13 | ||||
-rw-r--r-- | fpga/usrp3/top/e31x/dts/usrp_e310_sg3_idle_fpga.dts | 11 |
11 files changed, 442 insertions, 0 deletions
diff --git a/fpga/usrp3/top/e31x/dts/dma-common.dtsi b/fpga/usrp3/top/e31x/dts/dma-common.dtsi new file mode 100644 index 000000000..ab6096f08 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/dma-common.dtsi @@ -0,0 +1,302 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +&fpga_full { + tx_dma0: dma@43CA0000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43CA0000 0x10000>; + interrupts = <0 53 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <0>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <1>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + tx_dma1: dma@43CB0000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43CB0000 0x10000>; + interrupts = <0 53 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <0>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <1>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + tx_dma2: dma@43CC0000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43CC0000 0x10000>; + interrupts = <0 53 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <0>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <1>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + tx_dma3: dma@43CD0000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43CD0000 0x10000>; + interrupts = <0 53 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <0>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <1>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + tx_dma4: dma@43CE0000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43CE0000 0x10000>; + interrupts = <0 53 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <0>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <1>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + rx_dma0: dma@43C00000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43C00000 0x10000>; + interrupts = <0 52 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <1>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <0>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + rx_dma1: dma@43C10000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43C10000 0x10000>; + interrupts = <0 52 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <1>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <0>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + rx_dma2: dma@43C20000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43C20000 0x10000>; + interrupts = <0 52 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <1>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <0>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + rx_dma3: dma@43C30000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43C30000 0x10000>; + interrupts = <0 52 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <1>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <0>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + + rx_dma4: dma@43C40000 { + compatible = "adi,axi-dmac-1.00.a"; + reg = <0x43C40000 0x10000>; + interrupts = <0 52 4>; + interrupt-parent = <&intc>; + clocks = <&clkc 15>; + #dma-cells = <1>; + adi,channels { + #size-cells = <0>; + #address-cells = <1>; + dma-channel@0 { + reg = <0>; + adi,source-bus-type = <1>; + adi,source-bus-width = <0x20>; + adi,destination-bus-type = <0>; + adi,destination-bus-width = <0x20>; + adi,length-width = <24>; + }; + }; + }; + + usrp_rx_dma0: usrp-rx-dma@43c00000 { + compatible = "ettus,usrp-rx-dma"; + dmas = <&rx_dma0 0>; + dma-names = "dma"; + port-id = <0>; + status = "okay"; + + regmap = <&dma_conf0>; + offset = <0x0>; + }; + + usrp_rx_dma1: usrp-rx-dma@43c10000 { + compatible = "ettus,usrp-rx-dma"; + dmas = <&rx_dma1 0>; + dma-names = "dma"; + port-id = <1>; + + regmap = <&dma_conf0>; + offset = <0x4>; + }; + + usrp_rx_dma2: usrp-rx-dma@43c20000 { + compatible = "ettus,usrp-rx-dma"; + dmas = <&rx_dma2 0>; + dma-names = "dma"; + port-id = <2>; + + regmap = <&dma_conf0>; + offset = <0x8>; + }; + + usrp_rx_dma3: usrp-rx-dma@43c30000 { + compatible = "ettus,usrp-rx-dma"; + dmas = <&rx_dma3 0>; + dma-names = "dma"; + port-id = <3>; + + regmap = <&dma_conf0>; + offset = <0xc>; + }; + + usrp_rx_dma4: usrp-rx-dma@43c40000 { + compatible = "ettus,usrp-rx-dma"; + dmas = <&rx_dma4 0>; + dma-names = "dma"; + port-id = <4>; + + regmap = <&dma_conf0>; + offset = <0x10>; + }; + usrp_tx_dma0: usrp-tx-dma@43ca0000 { + compatible = "ettus,usrp-tx-dma"; + dmas = <&tx_dma0 0>; + dma-names = "dma"; + port-id = <0>; + }; + + usrp_tx_dma1: usrp-tx-dma@43cb0000 { + compatible = "ettus,usrp-tx-dma"; + dmas = <&tx_dma1 0>; + dma-names = "dma"; + port-id = <1>; + }; + + usrp_tx_dma2: usrp-tx-dma@43cc0000 { + compatible = "ettus,usrp-tx-dma"; + dmas = <&tx_dma2 0>; + dma-names = "dma"; + port-id = <2>; + status = "okay"; + }; + + usrp_tx_dma3: usrp-tx-dma@43cd0000 { + compatible = "ettus,usrp-tx-dma"; + dmas = <&tx_dma3 0>; + dma-names = "dma"; + port-id = <3>; + }; + + usrp_tx_dma4: usrp-tx-dma@43ce0000 { + compatible = "ettus,usrp-tx-dma"; + dmas = <&tx_dma4 0>; + dma-names = "dma"; + port-id = <4>; + status = "okay"; + }; + + dma_conf0: dma_conf0@42080000 { + compatible = "syscon"; + reg = <0x42080000 0x1000>; + status = "okay"; + }; +}; diff --git a/fpga/usrp3/top/e31x/dts/e31x-common.dtsi b/fpga/usrp3/top/e31x/dts/e31x-common.dtsi new file mode 100644 index 000000000..63cae413f --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/e31x-common.dtsi @@ -0,0 +1,27 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +&fpga_full { + uio@40010000 { + compatible = "usrp-uio"; + reg = <0x40010000 0x2000>; + reg-names = "mboard-regs"; + status = "okay"; + }; +}; + +&spi0 { + status = "okay"; + + cs-gpios = <0>; + + spidev0: spidev@0 { + compatible = "rohm,dh2228fv"; + reg = <0>; + status = "okay"; + spi-max-frequency = <1000000>; + }; +}; diff --git a/fpga/usrp3/top/e31x/dts/e31x-pmu.dtsi b/fpga/usrp3/top/e31x/dts/e31x-pmu.dtsi new file mode 100644 index 000000000..f85c09816 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/e31x-pmu.dtsi @@ -0,0 +1,29 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +&fpga_full { + devctrl: devctrl@40000000 { + compatible = "syscon"; + reg = <0x40000000 0x24>; + }; + poweroff { + compatible = "syscon-poweroff"; + regmap = <&devctrl>; + offset = <0x0>; + mask = <0x7a>; + }; + pmu { + compatible = "ni,e31x-pmu"; + regmap = <&devctrl>; + status = "okay"; + charger: charger@0{ + compatible = "ni,e31x-charger"; + }; + battery: battery@1{ + compatible = "ni,e31x-battery"; + }; + }; +}; diff --git a/fpga/usrp3/top/e31x/dts/e31x-sg1-fpga.dtsi b/fpga/usrp3/top/e31x/dts/e31x-sg1-fpga.dtsi new file mode 100644 index 000000000..38d6b081b --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/e31x-sg1-fpga.dtsi @@ -0,0 +1,9 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +&fpga_full { + firmware-name = "e310_sg1.bin"; +}; diff --git a/fpga/usrp3/top/e31x/dts/e31x-sg1-idle-fpga.dtsi b/fpga/usrp3/top/e31x/dts/e31x-sg1-idle-fpga.dtsi new file mode 100644 index 000000000..c673a95d4 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/e31x-sg1-idle-fpga.dtsi @@ -0,0 +1,9 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +&fpga_full { + firmware-name = "e310_sg1_idle.bin"; +}; diff --git a/fpga/usrp3/top/e31x/dts/e31x-sg3-fpga.dtsi b/fpga/usrp3/top/e31x/dts/e31x-sg3-fpga.dtsi new file mode 100644 index 000000000..676983bfd --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/e31x-sg3-fpga.dtsi @@ -0,0 +1,9 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +&fpga_full { + firmware-name = "e310_sg3.bin"; +}; diff --git a/fpga/usrp3/top/e31x/dts/e31x-sg3-idle-fpga.dtsi b/fpga/usrp3/top/e31x/dts/e31x-sg3-idle-fpga.dtsi new file mode 100644 index 000000000..0d65bb146 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/e31x-sg3-idle-fpga.dtsi @@ -0,0 +1,9 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +&fpga_full { + firmware-name = "e310_sg3_idle.bin"; +}; diff --git a/fpga/usrp3/top/e31x/dts/usrp_e310_sg1_fpga.dts b/fpga/usrp3/top/e31x/dts/usrp_e310_sg1_fpga.dts new file mode 100644 index 000000000..48a677835 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/usrp_e310_sg1_fpga.dts @@ -0,0 +1,13 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +/dts-v1/; +/plugin/; + +#include "e31x-sg1-fpga.dtsi" +#include "e31x-common.dtsi" +#include "e31x-pmu.dtsi" +#include "dma-common.dtsi" diff --git a/fpga/usrp3/top/e31x/dts/usrp_e310_sg1_idle_fpga.dts b/fpga/usrp3/top/e31x/dts/usrp_e310_sg1_idle_fpga.dts new file mode 100644 index 000000000..d406d2fd6 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/usrp_e310_sg1_idle_fpga.dts @@ -0,0 +1,11 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +/dts-v1/; +/plugin/; + +#include "e31x-sg1-idle-fpga.dtsi" +#include "e31x-pmu.dtsi" diff --git a/fpga/usrp3/top/e31x/dts/usrp_e310_sg3_fpga.dts b/fpga/usrp3/top/e31x/dts/usrp_e310_sg3_fpga.dts new file mode 100644 index 000000000..da29b5dc4 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/usrp_e310_sg3_fpga.dts @@ -0,0 +1,13 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +/dts-v1/; +/plugin/; + +#include "e31x-sg3-fpga.dtsi" +#include "e31x-common.dtsi" +#include "e31x-pmu.dtsi" +#include "dma-common.dtsi" diff --git a/fpga/usrp3/top/e31x/dts/usrp_e310_sg3_idle_fpga.dts b/fpga/usrp3/top/e31x/dts/usrp_e310_sg3_idle_fpga.dts new file mode 100644 index 000000000..58a9712e6 --- /dev/null +++ b/fpga/usrp3/top/e31x/dts/usrp_e310_sg3_idle_fpga.dts @@ -0,0 +1,11 @@ +/* + * Copyright (c) 2018 National Instruments Corp + * + * SPDX-License-Identifier: GPL-2.0 OR X11 + */ + +/dts-v1/; +/plugin/; + +#include "e31x-sg3-idle-fpga.dtsi" +#include "e31x-pmu.dtsi" |