aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/sim/duc_chain_x300/dctest/run_isim
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp3/sim/duc_chain_x300/dctest/run_isim')
-rwxr-xr-xfpga/usrp3/sim/duc_chain_x300/dctest/run_isim17
1 files changed, 17 insertions, 0 deletions
diff --git a/fpga/usrp3/sim/duc_chain_x300/dctest/run_isim b/fpga/usrp3/sim/duc_chain_x300/dctest/run_isim
new file mode 100755
index 000000000..0672e32a6
--- /dev/null
+++ b/fpga/usrp3/sim/duc_chain_x300/dctest/run_isim
@@ -0,0 +1,17 @@
+rm -rf fuse* *.exe isim
+vlogcomp -work work ${XILINX}/verilog/src/glbl.v
+vlogcomp -work work --sourcelibext .v \
+ --sourcelibdir ../../../lib/dsp \
+ --sourcelibdir ../../../lib/control \
+ --sourcelibdir ../../../top/x300/coregen_dsp \
+ --sourcelibdir ${XILINX}/verilog/src/unimacro \
+ ../../../lib/dsp/duc_chain_x300_tb.v
+
+
+
+fuse work.duc_chain_x300_tb work.glbl -L unisims_ver -L xilinxcorelib_ver -o duc_chain_x300_tb.exe
+
+# run the simulation scrip
+./duc_chain_x300_tb.exe -tclbatch simcmds.tcl # -gui
+
+