aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/lib/sim/control/gearbox_2x1/Makefile
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp3/lib/sim/control/gearbox_2x1/Makefile')
-rw-r--r--fpga/usrp3/lib/sim/control/gearbox_2x1/Makefile37
1 files changed, 37 insertions, 0 deletions
diff --git a/fpga/usrp3/lib/sim/control/gearbox_2x1/Makefile b/fpga/usrp3/lib/sim/control/gearbox_2x1/Makefile
new file mode 100644
index 000000000..48651a305
--- /dev/null
+++ b/fpga/usrp3/lib/sim/control/gearbox_2x1/Makefile
@@ -0,0 +1,37 @@
+#
+# Copyright 2021 Ettus Research, a National Instruments Brand
+#
+# SPDX-License-Identifier: LGPL-3.0-or-later
+#
+
+#-------------------------------------------------
+# Top-of-Makefile
+#-------------------------------------------------
+# Define BASE_DIR to point to the "top" dir.
+BASE_DIR = $(abspath ../../../../top)
+# Include viv_sim_preample after defining BASE_DIR
+include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak
+
+#-------------------------------------------------
+# Design Specific
+#-------------------------------------------------
+
+DESIGN_SRCS += $(abspath \
+$(abspath ../../../control/gearbox_2x1.v) \
+)
+
+#-------------------------------------------------
+# Testbench Specific
+#-------------------------------------------------
+SIM_TOP = gearbox_2x1_all_tb
+SIM_SRCS = \
+$(abspath gearbox_2x1_tb.sv) \
+$(abspath gearbox_2x1_all_tb.sv) \
+
+#-------------------------------------------------
+# Bottom-of-Makefile
+#-------------------------------------------------
+# Include all simulator specific makefiles here
+# Each should define a unique target to simulate
+# e.g. xsim, vsim, etc and a common "clean" target
+include $(BASE_DIR)/../tools/make/viv_simulator.mak