diff options
Diffstat (limited to 'fpga/usrp2/top/B100/u1plus_core.v')
| -rw-r--r-- | fpga/usrp2/top/B100/u1plus_core.v | 8 |
1 files changed, 7 insertions, 1 deletions
diff --git a/fpga/usrp2/top/B100/u1plus_core.v b/fpga/usrp2/top/B100/u1plus_core.v index 9ffbaa202..ef0ce51f7 100644 --- a/fpga/usrp2/top/B100/u1plus_core.v +++ b/fpga/usrp2/top/B100/u1plus_core.v @@ -316,6 +316,12 @@ module u1plus_core wire [31:0] sample_tx; wire strobe_tx, clear_tx; +`ifdef DISABLE_TX_DSP + assign tx_dst_rdy = 1; //null sink + assign run_tx = 0; + assign tx_i = 0; + assign tx_q = 0; +`else vita_tx_chain #(.BASE(SR_TX_CTRL), .FIFOSIZE(DSP_TX_FIFOSIZE), .POST_ENGINE_FIFOSIZE(DSP_TX_XTRA_FIFOSIZE), @@ -346,7 +352,7 @@ module u1plus_core .set_stb(set_stb),.set_addr(set_addr),.set_data(set_data), .tx_i(tx_fe_i), .tx_q(tx_fe_q), .run(1'b1), .dac_a(tx_i), .dac_b(tx_q)); - +`endif // ///////////////////////////////////////////////////////////////////////////////////// // Debug circuitry |