aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/control_lib/setting_reg.v
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp2/control_lib/setting_reg.v')
-rw-r--r--fpga/usrp2/control_lib/setting_reg.v42
1 files changed, 0 insertions, 42 deletions
diff --git a/fpga/usrp2/control_lib/setting_reg.v b/fpga/usrp2/control_lib/setting_reg.v
deleted file mode 100644
index e4c84d910..000000000
--- a/fpga/usrp2/control_lib/setting_reg.v
+++ /dev/null
@@ -1,42 +0,0 @@
-//
-// Copyright 2011 Ettus Research LLC
-//
-// This program is free software: you can redistribute it and/or modify
-// it under the terms of the GNU General Public License as published by
-// the Free Software Foundation, either version 3 of the License, or
-// (at your option) any later version.
-//
-// This program is distributed in the hope that it will be useful,
-// but WITHOUT ANY WARRANTY; without even the implied warranty of
-// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-// GNU General Public License for more details.
-//
-// You should have received a copy of the GNU General Public License
-// along with this program. If not, see <http://www.gnu.org/licenses/>.
-//
-
-
-
-module setting_reg
- #(parameter my_addr = 0,
- parameter width = 32,
- parameter at_reset=32'd0)
- (input clk, input rst, input strobe, input wire [7:0] addr,
- input wire [31:0] in, output reg [width-1:0] out, output reg changed);
-
- always @(posedge clk)
- if(rst)
- begin
- out <= at_reset;
- changed <= 1'b0;
- end
- else
- if(strobe & (my_addr==addr))
- begin
- out <= in;
- changed <= 1'b1;
- end
- else
- changed <= 1'b0;
-
-endmodule // setting_reg