diff options
| author | Matt Ettus <matt@ettus.com> | 2010-10-01 15:18:26 -0700 |
|---|---|---|
| committer | Matt Ettus <matt@ettus.com> | 2010-10-01 15:18:26 -0700 |
| commit | c07bc03b4f0fe6210f3bfc6ecdc079487d882f7d (patch) | |
| tree | 0362f73af494cae7b9a64102988658ed5d5760d3 /usrp2/top/u2_rev3 | |
| parent | 9fa6105a49f41e39321438086b00ab12d8437828 (diff) | |
| download | uhd-c07bc03b4f0fe6210f3bfc6ecdc079487d882f7d.tar.gz uhd-c07bc03b4f0fe6210f3bfc6ecdc079487d882f7d.tar.bz2 uhd-c07bc03b4f0fe6210f3bfc6ecdc079487d882f7d.zip | |
fix timing problem on DAC output bus
Diffstat (limited to 'usrp2/top/u2_rev3')
| -rw-r--r-- | usrp2/top/u2_rev3/u2_rev3.v | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/usrp2/top/u2_rev3/u2_rev3.v b/usrp2/top/u2_rev3/u2_rev3.v index 4daa66212..bab5a7706 100644 --- a/usrp2/top/u2_rev3/u2_rev3.v +++ b/usrp2/top/u2_rev3/u2_rev3.v @@ -330,8 +330,8 @@ module u2_rev3 wire [15:0] dac_a_int, dac_b_int; // DAC A and B are swapped in schematic to facilitate clean layout // DAC A is also inverted in schematic to facilitate clean layout - always @(negedge dsp_clk) dac_a <= ~dac_b_int; - always @(negedge dsp_clk) dac_b <= dac_a_int; + always @(posedge dsp_clk) dac_a <= ~dac_b_int; + always @(posedge dsp_clk) dac_b <= dac_a_int; /* OFDDRRSE OFDDRRSE_serdes_inst |