aboutsummaryrefslogtreecommitdiffstats
path: root/mpm/python/usrp_mpm/periph_manager/e320.py
diff options
context:
space:
mode:
authorRobertWalstab <robert.walstab@gmail.com>2020-07-24 16:31:45 +0200
committerAaron Rossetto <aaron.rossetto@ni.com>2020-07-24 15:24:14 -0500
commit54d698e3707cf1be5d38537db783ebadd850e729 (patch)
treefbe89e9fb713412dd1016131bec7baffbc664163 /mpm/python/usrp_mpm/periph_manager/e320.py
parent5023e66b2dc46730f66f3c471fcfe0fc6bbf1200 (diff)
downloaduhd-54d698e3707cf1be5d38537db783ebadd850e729.tar.gz
uhd-54d698e3707cf1be5d38537db783ebadd850e729.tar.bz2
uhd-54d698e3707cf1be5d38537db783ebadd850e729.zip
fpga, mpm: Bump FPGA compat number
Diffstat (limited to 'mpm/python/usrp_mpm/periph_manager/e320.py')
-rw-r--r--mpm/python/usrp_mpm/periph_manager/e320.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/mpm/python/usrp_mpm/periph_manager/e320.py b/mpm/python/usrp_mpm/periph_manager/e320.py
index dc91b20d9..770b449b5 100644
--- a/mpm/python/usrp_mpm/periph_manager/e320.py
+++ b/mpm/python/usrp_mpm/periph_manager/e320.py
@@ -32,7 +32,7 @@ E320_DEFAULT_CLOCK_SOURCE = 'internal'
E320_DEFAULT_TIME_SOURCE = 'internal'
E320_DEFAULT_ENABLE_GPS = True
E320_DEFAULT_ENABLE_FPGPIO = True
-E320_FPGA_COMPAT = (5, 0)
+E320_FPGA_COMPAT = (6, 0)
E320_MONITOR_THREAD_INTERVAL = 1.0 # seconds
E320_DBOARD_SLOT_IDX = 0
E320_GPIO_BANKS = ["FP0",]