aboutsummaryrefslogtreecommitdiffstats
path: root/mpm/python/usrp_mpm/periph_manager/base.py
diff options
context:
space:
mode:
authorAndrej Rode <andrej.rode@ettus.com>2017-04-11 15:56:25 -0700
committerMartin Braun <martin.braun@ettus.com>2017-12-22 15:03:45 -0800
commit7f7111198816cbf1e0597f7ecc9f46e4c26e916b (patch)
tree7a74ecf77569b07364de278822873d7ce1f82185 /mpm/python/usrp_mpm/periph_manager/base.py
parentf27cb2a7711e428a88c59a5af762055c7f1e3e13 (diff)
downloaduhd-7f7111198816cbf1e0597f7ecc9f46e4c26e916b.tar.gz
uhd-7f7111198816cbf1e0597f7ecc9f46e4c26e916b.tar.bz2
uhd-7f7111198816cbf1e0597f7ecc9f46e4c26e916b.zip
mpm: comment out functionality to make it work
- add uio udev find routine - add debug prints Signed-off-by: Andrej Rode <andrej.rode@ettus.com> Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
Diffstat (limited to 'mpm/python/usrp_mpm/periph_manager/base.py')
-rw-r--r--mpm/python/usrp_mpm/periph_manager/base.py12
1 files changed, 7 insertions, 5 deletions
diff --git a/mpm/python/usrp_mpm/periph_manager/base.py b/mpm/python/usrp_mpm/periph_manager/base.py
index c84205a76..77414c034 100644
--- a/mpm/python/usrp_mpm/periph_manager/base.py
+++ b/mpm/python/usrp_mpm/periph_manager/base.py
@@ -21,7 +21,7 @@ Mboard implementation base class
import os
from ..types import EEPROM
from .. import dboard_manager
-from .udev import get_eeprom
+from .udev import get_eeprom_path
from .udev import get_spidev_nodes
from six import iteritems
@@ -44,17 +44,20 @@ class PeriphManagerBase(object):
dboard_eeprom_addrs = {}
dboard_spimaster_addrs = {}
updateable_components = []
+ sid_endpoints = {}
+ available_endpoints = range(256)
def __init__(self):
# I know my EEPROM address, lets use it
self.overlays = ""
(self._eeprom_head, self._eeprom_rawdata) = EEPROM().read_eeprom(
- get_eeprom(self.mboard_eeprom_addr))
+ get_eeprom_path(self.mboard_eeprom_addr))
+ print self._eeprom_head
self._dboard_eeproms = {}
for dboard_slot, eeprom_addr in self.dboard_eeprom_addrs.iteritems():
spi_devices = []
# I know EEPROM adresses for my dboard slots
- eeprom_data = EEPROM().read_eeprom(get_eeprom(eeprom_addr))
+ eeprom_data = EEPROM().read_eeprom(get_eeprom_path(eeprom_addr))
# I know spidev masters on the dboard slots
hw_pid = eeprom_data[0].get("hw_pid", 0)
if hw_pid in dboard_manager.HW_PIDS:
@@ -116,7 +119,7 @@ class PeriphManagerBase(object):
# Init dboards
pass
- def _probe_interface(self, sender_addr):
+ def _allocate_sid(self, sender_addr, sid, xbar_src_addr, xbar_src_port):
"""
Overload this method in actual device implementation
"""
@@ -127,4 +130,3 @@ class PeriphManagerBase(object):
Overload this method in actual device implementation
"""
return []
-