aboutsummaryrefslogtreecommitdiffstats
path: root/mpm/python/usrp_mpm/dboard_manager/magnesium.py
diff options
context:
space:
mode:
authorTrung N Tran <trung.tran@ettus.com>2017-11-15 13:49:39 -0800
committerMartin Braun <martin.braun@ettus.com>2017-12-22 15:05:06 -0800
commitdb7039f8be4240b60cf2688d7ae6b41613fc8a5a (patch)
tree7f1de9ea37847d8071814f6c75c2da50ae5e7ff6 /mpm/python/usrp_mpm/dboard_manager/magnesium.py
parent9ea0d6da9e3756af91c7d1e99ee35e56bf2270d6 (diff)
downloaduhd-db7039f8be4240b60cf2688d7ae6b41613fc8a5a.tar.gz
uhd-db7039f8be4240b60cf2688d7ae6b41613fc8a5a.tar.bz2
uhd-db7039f8be4240b60cf2688d7ae6b41613fc8a5a.zip
mpm: enable RX external LO set through args
This change allow user to set RX LO of ad9371 to external or internal from args constructor of usrp device. new args is rx_lo_source value can be either internal or external: If there's no rx_lo_source specified or invalid value, default rx_lo is used; which is internal LO. Usage example: usrp_application --args "rx_lo_source=external"
Diffstat (limited to 'mpm/python/usrp_mpm/dboard_manager/magnesium.py')
-rw-r--r--mpm/python/usrp_mpm/dboard_manager/magnesium.py11
1 files changed, 11 insertions, 0 deletions
diff --git a/mpm/python/usrp_mpm/dboard_manager/magnesium.py b/mpm/python/usrp_mpm/dboard_manager/magnesium.py
index d69b8ad23..570887870 100644
--- a/mpm/python/usrp_mpm/dboard_manager/magnesium.py
+++ b/mpm/python/usrp_mpm/dboard_manager/magnesium.py
@@ -557,6 +557,17 @@ class Magnesium(DboardManagerBase):
self.log.trace("Pulsing Mykonos Hard Reset...")
self.cpld.reset_mykonos()
self.log.trace("Initializing Mykonos...")
+ rx_lo_source = args.get('rx_lo_source', "internal")
+ rx_lo = -1
+ if rx_lo_source == "internal":
+ rx_lo = 0
+ if rx_lo_source == "external":
+ rx_lo = 1
+ if rx_lo == -1:
+ self.log.warning("Please specify rx LO either \"internal\" or \"external\" ")
+ else:
+ self.mykonos.update_rx_lo_source(rx_lo)
+ self.log.debug("RX LO SOURCE is {}".format(self.mykonos.get_rx_lo_source()))
self.mykonos.begin_initialization()
# Multi-chip Sync requires two SYSREF pulses at least 17us apart.
self.jesdcore.send_sysref_pulse()