aboutsummaryrefslogtreecommitdiffstats
path: root/images
diff options
context:
space:
mode:
authorAshish Chaudhari <ashish@ettus.com>2015-07-24 13:40:59 -0700
committerAshish Chaudhari <ashish@ettus.com>2015-07-24 13:40:59 -0700
commitb87c8b834abc6e0db80d06411b1c0983cd740c1d (patch)
treef594c834449042d8db1fc568b749cfec4a185a4c /images
parent290b85a9610eb416d21775b222e70b8772497b08 (diff)
downloaduhd-b87c8b834abc6e0db80d06411b1c0983cd740c1d.tar.gz
uhd-b87c8b834abc6e0db80d06411b1c0983cd740c1d.tar.bz2
uhd-b87c8b834abc6e0db80d06411b1c0983cd740c1d.zip
x300: Updated FPGA->ADC Clock delays for all boards
- Delays changed after ADC config change and FPGA fixes
Diffstat (limited to 'images')
0 files changed, 0 insertions, 0 deletions