aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp
diff options
context:
space:
mode:
authorIan Buckley <github@ionconcepts.com>2015-04-06 14:01:03 -0700
committerIan Buckley <github@ionconcepts.com>2015-04-06 14:01:03 -0700
commit93d909e7c8c4053a05cdc9cb69c886183b4a7f09 (patch)
treeaf017ac213935fbf8f5baddac63cc7008675a482 /host/lib/usrp
parent65a1b6d7f422a657d828f2080347ffebc4a99ead (diff)
downloaduhd-93d909e7c8c4053a05cdc9cb69c886183b4a7f09.tar.gz
uhd-93d909e7c8c4053a05cdc9cb69c886183b4a7f09.tar.bz2
uhd-93d909e7c8c4053a05cdc9cb69c886183b4a7f09.zip
B200: Change Catalina Reg 0x06 for RX data setup/hold timing issue @ 30.72MHz. Issue #726
Diffstat (limited to 'host/lib/usrp')
-rw-r--r--host/lib/usrp/b200/b200_impl.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/host/lib/usrp/b200/b200_impl.cpp b/host/lib/usrp/b200/b200_impl.cpp
index eead07e85..e567ff434 100644
--- a/host/lib/usrp/b200/b200_impl.cpp
+++ b/host/lib/usrp/b200/b200_impl.cpp
@@ -67,7 +67,7 @@ public:
digital_interface_delays_t get_digital_interface_timing() {
digital_interface_delays_t delays;
delays.rx_clk_delay = 0;
- delays.rx_data_delay = 0xF;
+ delays.rx_data_delay = 0x6;
delays.tx_clk_delay = 0;
delays.tx_data_delay = 0xF;
return delays;