aboutsummaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/x400/x400_rfdc_control.cpp
diff options
context:
space:
mode:
authorLars Amsel <lars.amsel@ni.com>2021-06-04 08:27:50 +0200
committerAaron Rossetto <aaron.rossetto@ni.com>2021-06-10 12:01:53 -0500
commit2a575bf9b5a4942f60e979161764b9e942699e1e (patch)
tree2f0535625c30025559ebd7494a4b9e7122550a73 /host/lib/usrp/x400/x400_rfdc_control.cpp
parente17916220cc955fa219ae37f607626ba88c4afe3 (diff)
downloaduhd-2a575bf9b5a4942f60e979161764b9e942699e1e.tar.gz
uhd-2a575bf9b5a4942f60e979161764b9e942699e1e.tar.bz2
uhd-2a575bf9b5a4942f60e979161764b9e942699e1e.zip
uhd: Add support for the USRP X410
Co-authored-by: Lars Amsel <lars.amsel@ni.com> Co-authored-by: Michael Auchter <michael.auchter@ni.com> Co-authored-by: Martin Braun <martin.braun@ettus.com> Co-authored-by: Paul Butler <paul.butler@ni.com> Co-authored-by: Cristina Fuentes <cristina.fuentes-curiel@ni.com> Co-authored-by: Humberto Jimenez <humberto.jimenez@ni.com> Co-authored-by: Virendra Kakade <virendra.kakade@ni.com> Co-authored-by: Lane Kolbly <lane.kolbly@ni.com> Co-authored-by: Max Köhler <max.koehler@ni.com> Co-authored-by: Andrew Lynch <andrew.lynch@ni.com> Co-authored-by: Grant Meyerhoff <grant.meyerhoff@ni.com> Co-authored-by: Ciro Nishiguchi <ciro.nishiguchi@ni.com> Co-authored-by: Thomas Vogel <thomas.vogel@ni.com>
Diffstat (limited to 'host/lib/usrp/x400/x400_rfdc_control.cpp')
-rw-r--r--host/lib/usrp/x400/x400_rfdc_control.cpp73
1 files changed, 73 insertions, 0 deletions
diff --git a/host/lib/usrp/x400/x400_rfdc_control.cpp b/host/lib/usrp/x400/x400_rfdc_control.cpp
new file mode 100644
index 000000000..b963c0a46
--- /dev/null
+++ b/host/lib/usrp/x400/x400_rfdc_control.cpp
@@ -0,0 +1,73 @@
+//
+// Copyright 2020 Ettus Research, a National Instruments Brand
+//
+// SPDX-License-Identifier: GPL-3.0-or-later
+//
+
+#include <uhd/utils/log.hpp>
+#include <uhdlib/usrp/common/x400_rfdc_control.hpp>
+#include <unordered_map>
+
+using namespace uhd::rfnoc::x400;
+
+rfdc_control::rfdc_control(uhd::memmap32_iface_timed&& iface, const std::string& log_id)
+ : _iface(std::move(iface)), _log_id(log_id)
+{
+ // nop
+}
+
+void rfdc_control::reset_ncos(
+ const std::vector<rfdc_type>& ncos, const uhd::time_spec_t& time)
+{
+ if (ncos.empty()) {
+ UHD_LOG_WARNING(_log_id,
+ "reset_ncos() called with empty NCO list! "
+ "Not resetting NCOs.");
+ return;
+ }
+ UHD_LOG_TRACE(_log_id, "Resetting " << ncos.size() << " NCOs...");
+
+ const uint32_t reset_word = 1;
+ // TODO: When the FPGA supports it, map the list of ncos into bits onto
+ // reset_word to set the bit for the specific NCOs that will be reset.
+
+ _iface.poke32(regmap::NCO_RESET, reset_word, time);
+}
+
+void rfdc_control::reset_gearboxes(
+ const std::vector<rfdc_type>& gearboxes, const uhd::time_spec_t& time)
+{
+ if (gearboxes.empty()) {
+ UHD_LOG_WARNING(_log_id,
+ "reset_gearboxes() called with empty gearbox list! "
+ "Not resetting gearboxes.");
+ return;
+ }
+ // This is intentionally at INFO: It should typically happen once per session.
+ UHD_LOG_INFO(_log_id, "Resetting " << gearboxes.size() << " gearbox(es)...");
+ // TODO: Either the FPGA supports resetting gearboxes individually, or we
+ // remove this TODO
+ static const std::unordered_map<rfdc_type, const uint32_t> gb_map{
+ {rfdc_type::TX0, regmap::DAC_RESET_MSB},
+ {rfdc_type::TX1, regmap::DAC_RESET_MSB},
+ {rfdc_type::RX0, regmap::ADC_RESET_MSB},
+ {rfdc_type::RX1, regmap::ADC_RESET_MSB}};
+
+ uint32_t reset_word = 0;
+ for (const auto gb : gearboxes) {
+ reset_word = reset_word | (1 << gb_map.at(gb));
+ }
+
+ _iface.poke32(regmap::GEARBOX_RESET, reset_word, time);
+}
+
+bool rfdc_control::get_nco_reset_done()
+{
+ return bool(_iface.peek32(regmap::NCO_RESET) & (1 << regmap::NCO_RESET_DONE_MSB));
+}
+
+double rfdc_control::set_nco_freq(const rfdc_type, const double freq)
+{
+ UHD_LOG_WARNING(_log_id, "set_nco_freq() called but not yet implemented!");
+ return freq;
+}